English
Language : 

MSP430F677X_16 Datasheet, PDF (147/162 Pages) Texas Instruments – Polyphase Metering SoCs
ECCN 5E002 TSPA - Technology / Software Publicly Available
MSP430F677x, MSP430F676x, MSP430F674x
www.ti.com
SLAS768D – SEPTEMBER 2012 – REVISED DECEMBER 2013
PIN NAME (PJ.x)
PJ.0/SMCLK/TDO
PJ.1/MCLK/TDI/TCLK
PJ.2/ADC10CLK/TMS
PJ.3/ACLK/TCK
Table 101. Port PJ (PJ.0 to PJ.3) Pin Functions
x
0 PJ.0 (I/O)(2)
FUNCTION
CONTROL BITS OR SIGNALS(1)
PJDIR.x PJSEL.x
JTAG
MODE
I: 0; O: 1
0
0
SMCLK
TDO (3)
1 PJ.1 (I/O)(2)
1
1
0
x
x
1
I: 0; O: 1
0
0
MCLK
TDI/TCLK(3) (4)
2 PJ.2 (I/O)(2)
1
1
0
x
x
1
I: 0; O: 1
0
0
ADC10CLK
TMS(3) (4)
3 PJ.3 (I/O)(2)
1
1
0
x
x
1
I: 0; O: 1
0
0
ACLK
TCK (3) (4)
1
1
0
x
x
1
(1) X = don't care
(2) Default condition
(3) The pin direction is controlled by the JTAG module.
(4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback 147