BQ500101 Datasheet, PDF (14/20 Pages) Texas Instruments – NexFET Power Stage

bq500101
SLPS585 – MARCH 2016
www.ti.com
9.3 Thermal Considerations
The bq500101 has the ability to use the GND planes as the primary thermal path. As such, the use of thermal
vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids
and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of
solder attach that will wick down the via barrel:
• Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
• Use the smallest drill size allowed in your design. The example in Figure 12 uses vias with a 10 mil drill hole
and a 16 mil capture pad.
• Tent the opposite side of the via with solder-mask.
In the end, the number and drill size of the thermal vias should align with the end user’s PCB design rules and
manufacturing capabilities.
14
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated