AM1806_11 Datasheet, PDF (139/244 Pages) Texas Instruments – AM1806 ARM Microprocessor

AM1806
www.ti.com
CLKS
CLKR
FSR (int)
FSR (ext)
DR
CLKX
FSX (int)
FSX (ext)
FSX (XDATDLY=00b)
DX
SPRS658C – FEBRUARY 2010 – REVISED APRIL 2011
1
2
3
3
4
4
5
6
7
8
Bit(n1)
(n2)
(n3)
2
3
3
9
11
10
12
Bit 0
14
13 (A)
13 (A)
Bit(n1)
(n2)
(n3)
Figure 5-31. McBSP Timing^(B)
Table 5-58. Timing Requirements for McBSP0 FSR When GSYNC = 1 (see Figure 5-32)
NO.
1 t_su(FRH-CKSH)
2 t_h(CKSH-FRH)
PARAMETER
Setup time, FSR high before CLKS high
Hold time, FSR high after CLKS high
1.3V, 1.2V
MIN MAX
4
4
1.1V
MIN MAX
4.5
4
1.0V
MIN MAX
5
4
UNIT
ns
ns
Table 5-59. Timing Requirements for McBSP1 FSR When GSYNC = 1 (see Figure 5-32)
NO.
1 t_su(FRH-CKSH)
2 t_h(CKSH-FRH)
PARAMETER
Setup time, FSR high before CLKS high
Hold time, FSR high after CLKS high
1.3V, 1.2V
MIN MAX
5
4
1.1V
MIN MAX
5
4
1.0V
MIN MAX
10
4
UNIT
ns
ns
CLKS
FSR external
1
2
CLKR/X (no need to resync)
CLKR/X (needs resync)
Figure 5-32. FSR Timing When GSYNC = 1
Copyright © 2010–2011, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications 139
Submit Documentation Feedback
Product Folder Link(s): AM1806