DS90C3201_14 Datasheet, PDF (13/23 Pages) Texas Instruments – 3.3V 8 MHz to 135 MHz Dual FPD-Link Transmitter

DS90C3201
www.ti.com
Pin No.
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
Pin Name
TXEB6
VDDE1
VSSE1
TXEA0
TXEA1
TXEA2
TXEA3
TXEA4
TXEA5
TXEA6
VDDP1
VSSP1
VSSP0
VDDP0
VDDT0
VSST0
TCLKIN
VDDI
VSSI
PWDNB
S2CLK
S2DAT
RFB
MODE0
VDDL
VSSL
TXEE+
TXEE -
TXED+
TXED -
TXEC+
TXEC -
TXEB+
TXEB -
TXEA+
TXEA -
TCLKOUT+
TCLKOUT -
VDDL
VSSL
TXOE+
TXOE -
TXOD+
SNLS192D – APRIL 2005 – REVISED APRIL 2013
DS90C3201 PIN DESCRIPTIONS (continued)
I/O
I/P
VDD
GND
I/P
I/P
I/P
I/P
I/P
I/P
I/P
VDD
GND
GND
VDD
VDD
GND
I/P
VDD
GND
I/P
Pin Type
LVTTL I/P (pulldown)
DIGITAL
DIGITAL
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
PLL
PLL
PLL
PLL
TX LOGIC
TX LOGIC
LVTTL I/P (pulldown)
DIGITAL
DIGITAL
LVTTL I/P (pulldown)
I/P
I/OP
VDD
DIGITAL
DIGITAL
LVTTL I/P (pulldown)
I/P
LVTTL I/P (pulldown)
VDD
GND
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
VDD
GND
O/P
O/P
O/P
ANALOG
ANALOG
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
ANALOG
ANALOG
LVDS O/P
LVDS O/P
LVDS O/P
Description
LVTTL level data input
Power supply for digital circuitry
Ground pin for digital circuitry
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
Power supply for PLL circuitry
Ground pin for PLL circuitry
Ground pin for PLL circuitry
Power supply for PLL circuitry
Power supply for logic
Ground pin for logic
LVTTL level data clock input
Power supply for digital circuitry
Ground pin for digital circuitry
Powerdown Bar (Active LOW)
0 = DEVICE DISABLED
1 = DEVICE ENABLED
Two-wire Serial interface - clock
Two-wire Serial interface - data
Rising Falling Bar (Figure 12)
0 = FALLING EDGE
1 = RISING EDGE
“EVEN” bank enable
0 = LVDS EVEN OUTPUTS DISABLED
1 = LVDS EVEN OUTPUTS ENABLED
Power supply for analog circuitry
Ground pin for analog circuitry
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Negative LVDS differential data output
Power supply for analog circuitry
Ground pin for analog circuitry
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: DS90C3201
Submit Documentation Feedback
13