TMS320C6421_0711 Datasheet, PDF (92/223 Pages) Texas Instruments – Fixed-Point Digital Signal Processor

TMS320C6421
Fixed-Point Digital Signal Processor
SPRS346C – JANUARY 2007 – REVISED NOVEMBER 2007
www.ti.com
Table 3-19. Multiplexed Pins on C6421 (continued)
SIGNAL
NAME
RMRXD0/EM_CS4/GP[32]
REFCLK/GP[31]
RMCRSDV/GP[30]
RMTXEN/GP[29]
RMTXD0/GP[28]
RMTXD1/GP[27]
GP[26]/(FASTBOOT)
GP[25]/(BOOTMODE3)
GP[24]/(BOOTMODE2)
GP[23]/(BOOTMODE1)
GP[22]/(BOOTMODE0)
EM_D[7]/GP[21]
EM_D[6]/GP[20]
EM_D[5]/GP[19]
EM_D[4]/GP[18]
EM_D[3]/GP[17]
EM_D[2]/GP[16]
EM_D[1]/GP[15]
EM_D[0]/GP[14]
EM_CS3/GP[13]
EM_CS2/GP[12]
EM_A[3]/GP[11]
EM_A[4]/GP[10]/(PLLMS2)
EM_A[1]/(ALE)/GP[9]/(PLLMS1)
EM_A[2]/(CLE)/GP[8]/(PLLMS0)
EM_A[0]/GP[7]/(AEM2)
EM_BA[0]/GP[6]/(AEM1)
EM_BA[1]/GP[5]/(AEM0)
EM_A[12]/GP[89]
EM_A[11]/GP[90]
EM_A[10]/GP[91]
EM_A[9]/GP[92]
EM_A[8]/GP[93]
EM_A[7]/GP[94]
EM_A[6]/GP[95]
EM_A[5]/GP[96]
VLYNQ_CLOCK/GP[57]
HD0/VLYNQ_SCRUN/GP[58]
HD1/VLYNQ_RXD0/GP[59]
HD2/VLYNQ_RXD1/GP[60]
HD3/VLYNQ_RXD2/GP[61]
HD4/VLYNQ_RXD3/GP[62]
HD5/VLYNQ_TXD0/GP[63]
HD6/VLYNQ_TXD1/GP[64]
HD7/VLYNQ_TXD2/GP[65]
HD8/VLYNQ_TXD3/GP[66]
HD9/MCOL/GP[67]
HD10/MCRS/GP[68]
HD11/MTXD3/GP[69]
ZWT
NO.
E19
D19
G19
H15
H16
H17
G17
G16
G15
F15
F18
F17
F16
E17
E18
E16
D17
D18
D16
C18
C19
B18
A17
A16
B16
B17
C17
C16
D10
C10
A9
D9
B9
C9
D8
B8
A7
C8
D7
A8
B7
C7
A6
D6
B6
A5
C6
B5
C5
ZDU
NO.
H22
G22
K22
K21
J21
L19
K19
H21
L20
K20
J20
H20
F21
F22
G21
F20
E22
G20
E21
D22
C22
D21
B21
B20
A20
C21
E20
C20
B12
C12
B11
C11
A11
C10
B10
A10
A8
B9
C9
A9
B8
C8
A7
C7
B7
A6
C6
B6
A5
PINMUX DESCRIPTION
PINMUX GROUP
CONTROLLED BY PINMUX BIT FIELDS
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 1
EMIFA Sub-Block 3
EMIFA Sub-Block 3
EMIFA Sub-Block 3
EMIFA Sub-Block 3
EMIFA Sub-Block 3
EMIFA Sub-Block 3
EMIFA Sub-Block 3
EMIFA Sub-Block 3
Host Block
Host Block
Host Block
Host Block
Host Block
Host Block
Host Block
Host Block
Host Block
Host Block
Host Block
Host Block
Host Block
RMII, CS4SEL
RMII
RMII
RMII
RMII
RMII
-
-
-
-
-
AEM
AEM
AEM
AEM
AEM
AEM
AEM
AEM
CS3SEL
AEM
AEM
AEM
AEM
AEM
AEM
AEM
AEM
AEM
AEM
AEM
AEM
AEM
AEM
AEM
AEM
HOSTBK
HOSTBK
HOSTBK
HOSTBK
HOSTBK
HOSTBK
HOSTBK
HOSTBK
HOSTBK
HOSTBK
HOSTBK
HOSTBK
HOSTBK
92
Device Configurations
Submit Documentation Feedback