English
Language : 

AM1808_1008 Datasheet, PDF (8/264 Pages) Texas Instruments – AM1808 ARM Microprocessor
AM1808
SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010
3 Device Overview
www.ti.com
3.1 Device Characteristics
Table 3-1 provides an overview of the device. The table shows significant features of the device, including
the capacity of on-chip RAM, peripherals, and the package type with pin count.
Table 3-1. Characteristics of the device
HARDWARE FEATURES
DDR2/mDDR Controller
EMIFA
Flash Card Interface
EDMA3
Timers
UART
SPI
Peripherals
I2C
Not all peripherals pins Multichannel Audio Serial Port [McASP]
are available at the
same time (for more
detail, see the Device
Multichannel Buffered Serial Port [McBSP]
10/100 Ethernet MAC with Management Data I/O
Configurations section).
eHRPWM
eCAP
USB 2.0 (USB0)
USB 1.1 (USB1)
General-Purpose Input/Output Port
LCD Controller
SATA Controller
Universal Parallel Port (uPP)
Video Port Interface (VPIF)
PRU Subsystem (PRUSS)
Size (Bytes)
On-Chip Memory
Organization
C674x CPU ID + CPU
Rev ID
C674x Megamodule
Revision
JTAG BSDL_ID
CPU Frequency
Control Status Register (CSR.[31:16])
Revision ID Register (MM_REVID[15:0])
DEVIDR0 Register
MHz
Voltage
Core (V)
I/O (V)
Packages
AM1808
DDR2, 16-bit bus width, up to 150 MHz
Mobile DDR, 16-bit bus width, up to 133 MHz
Asynchronous (8/16-bit bus width) RAM, Flash,
16-bit SDRAM, NOR, NAND
MMC and SD cards supported.
64 independent channels, 16 QDMA channels,
2 channel controllers, 3 transfer controllers
4 64-Bit General Purpose (configurable as 2 separate 32-bit
timers, 1 configurable as Watch Dog)
3 (each with RTS and CTS flow control)
2 (Each with one hardware chip select)
2 (both Master/Slave)
1 (each with transmit/receive, FIFO buffer, 16 serializers)
2 (each with transmit/receive, FIFO buffer, 16)
1 (MII or RMII Interface)
4 Single Edge, 4 Dual Edge Symmetric, or
2 Dual Edge Asymmetric Outputs
3 32-bit capture inputs or 3 32-bit auxiliary PWM outputs
High-Speed OTG Controller with on-chip OTG PHY
Full-Speed OHCI (as host) with on-chip PHY
9 banks of 16-bit
1
1 (Support both SATA I and SATAII)
1
1 (video in and video out)
2 Programmable PRU Cores
168KB RAM, 1088KB Boot ROM
ARM
16KB I-Cache
16KB D-Cache
8KB RAM (Vector Table)
64KB ROM
ADDITIONAL MEMORY
128KB RAM
0x1400
0x0000
0x0B7D_102F
ARM926 375 MHz (1.2V) or 456 MHz (1.3V)
1.2 V nominal for 375 MHz verion
1.3 V nominal for 456 MHz verion
1.8V or 3.3 V
13 mm x 13 mm, 361-Ball 0.65 mm pitch, PBGA (ZCE)
16 mm x 16 mm, 361-Ball 0.80 mm pitch, PBGA (ZWT)
8
Device Overview
Submit Documentation Feedback
Product Folder Link(s): AM1808
Copyright © 2010, Texas Instruments Incorporated