OMAP3503DCBBA Datasheet, PDF (62/264 Pages) Texas Instruments – OMAP3515 and OMAP3503 Applications Processors

OMAP3515, OMAP3503
SPRS505H – FEBRUARY 2008 – REVISED OCTOBER 2013
www.ti.com
Table 2-2. Ball Characteristics (CBC Pkg.)⁽¹⁾ (continued)
BALL
BALL TOP PIN NAME
BOTTOM [1]
[2]
[3]
MODE [4]
T8
NA
mcspi1_cs3
0
hsusb2_tll_d
2
ata2
hsusb2_data
3
2
gpio_177
4
mm2_txdat
5
safe_mode
7
V9
NA
mcspi2_cs1
0
gpt8_pwm_e
1
vt
hsusb2_tll_d
2
ata3
hsusb2_data
3
3
gpio_182
4
mm2_txen_n
5
safe_mode
7
T19
NA
mcbsp_clks
0
cam_shutter
2
gpio_160
4
uart1_cts
5
safe_mode
7
AB2
NA
etk_clk
0
mcbsp5_clkx
1
mmc3_clk
2
hsusb1_stp
3
gpio_12
4
mm1_rxdp
5
hsusb1_tll_st
6
p
hw_dbg0
7
AB3
NA
etk_ctl
0
mmc3_cmd
2
hsusb1_clk
3
gpio_13
4
hsusb1_tll_cl
6
k
hw_dbg1
7
AC3
NA
etk_d0
0
mcspi3_simo
1
mmc3_dat4
2
hsusb1_data
3
0
gpio_14
4
mm1_rxrcv
5
hsusb1_tll_d
6
ata0
hw_dbg2
7
AD4
NA
etk_d1
0
mcspi3_somi
1
TYPE [5]
O
IO
IO
IO
IO
-
O
IO
IO
IO
IO
IO
-
I
O
IO
I
-
O
IO
O
O
IO
IO
I
O
O
IO
O
IO
O
O
O
IO
IO
IO
IO
IO
IO
O
O
IO
BALL
RESET
STATE [6]
BALL
RESET REL.
STATE [7]
RESET REL.
MODE [8]
POWER [9]
H
H
7
vdds
HYS [10]
Yes
BUFFER
STRENG TH
(mA) [11]
4 ⁽¹⁸⁾
PULLUP
/DOWN
TYPE [12]
PU100/
PD100
IO CELL [13]
LVCMOS
L
L
7
vdds
Yes
4 ⁽¹⁸⁾
PU100/
LVCMOS
PD100
L
L
7
vdds
Yes
4 ⁽¹⁹⁾
PU100/
LVCMOS
PD100
H
H
4
vdds
Yes
4 ⁽¹⁹⁾
PU100/
LVCMOS
PD100
H
H
4
vdds
Yes
4 ⁽¹⁹⁾
PU100/
LVCMOS
PD100
H
H
4
vdds
Yes
4 ⁽¹⁹⁾
PU100/
LVCMOS
PD100
H
H
4
vdds
Yes
4 ⁽¹⁹⁾
PU100/
LVCMOS
PD100
(18) The capacity load range is [2 pf to 6 pF].
(19) The capacity load range is [2 pf to 6 pF].
62
TERMINAL DESCRIPTION
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: OMAP3515 OMAP3503