English
Language : 

THS7303 Datasheet, PDF (36/43 Pages) Texas Instruments – 3-Channel Low Power Video Amplifier with I2C Control, Selectable Filters, 6-dB Gain, SAG Correction, 2:1 Input MUX, and Selectable Input Bias Modes
THS7303
SLOS479 – OCTOBER 2005
www.ti.com
APPLICATION INFORMATION (continued)
acknowledges data bytes sent by the slave. When the master has received all of the requested data bytes from
the slave, the not acknowledge (A) condition is initiated by the master by keeping the SDA signal high just before
it asserts the stop (P) condition. This sequence terminates a read cycle as shown in Figure 76 and Figure 77.
Note that the THS7303 does not allow multiple read transfers to occur. See example section – Reading from the
THS7303 for more information.
From Receiver
S Slave Address
W A DATA A DATA A P
From Transmitter
Figure 74. I2C Write Cycle
A = No Acknowledge (SDA High)
A = Acknowledge
S = Start Condition
P = Stop Condition
W = Write
R = Read
Start
Condition
Acknowledge
(From Receiver)
Acknowledge
(Receiver)
Acknowledge
(Transmitter)
SDA
A6 A5
A1 A0 R/W ACK D7 D6
D1 D0 ACK
D7 D6
D1 D0 ACK
I2C Device Address and
Read/Write Bit
First Data
Byte
Other
Last Data Byte
Data Bytes
Figure 75. Multiple Byte Write Transfer
Stop
Condition
S Slave Address R A DATA A DATA A P
Transmitter
Receiver
Figure 76. I2C Read Cycle
A = No Acknowledge (SDA High)
A = Acknowledge
S = Start Condition
P = Stop Condition
W = Write
R = Read
Start
Condition
Acknowledge
(From
Receiver)
Acknowledge
(From
Transmitter)
Not
Acknowledge
(Transmitter)
SDA
A6
A0 R/W ACK D7
D0 ACK
D7 D6
D1 D0 ACK
I2C Device Address and
Read/Write Bit
First Data
Byte
Other
Last Data Byte
Data Bytes
Figure 77. Multiple Byte Read Transfer
Stop
Condition
Slave Address
Both the SDA and the SCL must be connected to a positive supply voltage via a pullup resistor. These resistors
should comply with the I2C specification that ranges from 2 kΩ to 19 kΩ. When the bus is free, both lines are
high. The address byte is the first byte received following the START condition from the master device. The first
5 Bits (MSBs) of the address are factory preset to 01011. The next two bits of the THS7303 address are
36