CC2420 Datasheet, PDF (16/92 Pages) List of Unclassifed Manufacturers – 2.4 GHz IEEE 802.15.4 / ZigBee-ready RF Transceiver

CC2420
Pin Pin Name
16
NC
17
AVDD_ADC
18
DVDD_ADC
19
DGND_GUARD
20
DGUARD
21
RESETn
22
DGND
23
DSUB_PADS
24
DSUB_CORE
25
DVDD3.3
26
DVDD1.8
27
SFD
28
CCA
29
FIFOP
30
FIFO
31
CSn
32
SCLK
33
SI
34
SO
35
DVDD_RAM
36
NC
37
AVDD_XOSC16
38
XOSC16_Q2
39
XOSC16_Q1
40
NC
41
VREG_EN
42
VREG_OUT
43
VREG_IN
44
AVDD_IF1
45
R_BIAS
46
ATEST2
47
ATEST1
48
AVDD_CHP
Pin type
-
Power (analog)
Power (digital)
Ground (digital)
Power (digital)
Digital Input
Ground (digital)
Ground (digital)
Ground (digital)
Power (digital)
Power (digital)
Digital output
Digital output
Digital output
Digital I/O
Digital input
Digital input
Digital input
Digital output
(tristate)
Power (digital)
-
Power (analog)
Analog I/O
Analog I/O
-
Digital input
Power output
Power (analog)
Power (analog)
Analog output
Analog I/O
Analog I/O
Power (analog)
Pin Description
Not Connected
1.8 V Power supply for analog parts of ADCs and DACs
1.8 V Power supply for digital parts of receive ADCs
Ground connection for digital noise isolation
1.8 V Power supply connection for digital noise isolation
Asynchronous, active low digital reset
Ground connection for digital core and pads
Substrate connection for digital pads
Substrate connection for digital modules
3.3 V Power supply for digital I/Os
1.8 V Power supply for digital core
SFD (Start of Frame Delimiter) / digital mux output
CCA (Clear Channel Assessment) / digital mux output
Active when number of bytes in FIFO exceeds threshold /
serial RF clock output in test mode
Active when data in FIFO /
serial RF data input / output in test mode
SPI Chip select, active low
SPI Clock input, up to 10 MHz
SPI Slave Input. Sampled on the positive edge of SCLK
SPI Slave Output. Updated on the negative edge of SCLK.
Tristate when CSn high.
1.8 V Power supply for digital RAM
Not Connected
1.8 V crystal oscillator power supply
16 MHz Crystal oscillator pin 2
16 MHz Crystal oscillator pin 1 or external clock input
Not Connected
Voltage regulator enable, active high, held at VREG_IN
voltage level when active. Note that VREG_EN is relative
VREG_IN, not DVDD3.3.
Voltage regulator 1.8 V power supply output
Voltage regulator 2.1 to 3.6 V power supply input
1.8 V Power supply for transmit / receive IF chain
External precision resistor, 43 kΩ, ± 1 %
Analog test I/O for prototype and production testing
Analog test I/O for prototype and production testing
1.8 V Power supply for phase detector and charge pump
NOTES:
The exposed die attach pad must be connected to a solid ground plane as this is the main ground connection for the
chip.
SWRS041B
Page 16 of 89