DS110RT410 Datasheet, PDF (1/40 Pages) Texas Instruments – DS110RT410 Low Power Multi-Rate Quad Channel Retimer

DS110RT410
www.ti.com
SNLS460 – MAY 2013
DS110RT410 Low Power Multi-Rate Quad Channel Retimer
Check for Samples: DS110RT410
FEATURES
1
• Each channel independently locks to data
rates from 8.5 to 11.3 Gbps and submultiples
• Support for subrates of divide by 2/4/8
• Fast lock operation based on protocol-select
mode
• Low latency (~300ps)
• Adaptive equalization up to 34 dB boost at 5
GHz
• Adjustable transmit V_OD : 600 to 1300 mVp-p
• Adjustable transmit de-emphasis to -12 dB
• Typical Power Dissipation (EQ+CDR+DE): 150
mW / channel
• Programmable output polarity inversion
• Input signal detection, CDR lock
detection/indicator
• On-chip Eye Monitor (EOM), PRBS generator
• Single 2.5 V ±5% power supply
• SMBus/EEPROM configuration modes
• Operating temperature range of -40 to 85°C
• RHS (QFN) 48-pin 7 mm x 7 mm package
• Easy pin compatible upgrade between
repeater and retimers
– DS100RT410 (EQ+CDR+DE): 10.3125 Gbps
– DS100DF410 (EQ+DFE+CDR+DE): 10.3125
Gbps
– DS110RT410 (EQ+CDR+DE): 8.5 - 11.3 Gbps
– DS110DF410 (EQ+DFE+CDR+DE): 8.5 - 11.3
Gbps
– DS125RT410 (EQ+CDR+DE): 9.8 - 12.5 Gbps
– DS125DF410 (EQ+DFE+CDR+DE): 9.8 - 12.5
Gbps
– DS100BR410 (EQ+DE): Up to 10.3125 Gbps
APPLICATIONS
• Front port SFF 8431 (SFP+) optical and direct
attach copper
• Backplane reach extension, data retimer
• Ethernet: 10GbE, 1GbE
• Fibre-Channel, InfiniBand
• Other Propriety Data Rates up to 11.3 Gbps
DESCRIPTION
The DS110RT410 is four channel retimer with
integrated signal conditioning. The device includes a
fully adaptive Continuous-Time Linear Equalizer
(CTLE), Clock and Data Recovery (CDR), and
transmit De-Emphasis (DE) driver to enable data
transmission over long, lossy and crosstalk-impaired
highspeed serial links to achieve BER < 1×10^-15. For
channels with high amount of crosstalk, the
DS110DF410 should be used which has self
calibrating 5-tap DFE.
Each channel can independently lock to data rates
from 8.5 to 11.3 Gbps, and associated sub rates (div
by 2, 4 and 8) to support a variety of communication
protocols. A 25 MHz crystal oscillator clock is used to
speed up the CDR lock process. This clock is not
used for training the PLL and does not need to be
synchronous with the serial data.
The programmable settings can be applied using the
SMBus (I2C) interface, or they can be loaded via an
external EEPROM. An on-chip eye monitor and a
PRBS generator allow real-time measurement of
high-speed serial data for system bring-up or field
tuning.
The device is offered in a RHS (QFN) 48-pin, 7 mm x
7 mm package. A flow-through pinout for the high
speed signals and a single power supply makes the
DS110RT410 easy to use.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2013, Texas Instruments Incorporated