English
Language : 

TDA7333N Datasheet, PDF (22/36 Pages) STMicroelectronics – RDS/RBDS processor
Functional description
TDA7333N
3.8.2
rds_qu register
rds_qu
reset value
bit name
access
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
0
0
0
0
0
0
0
0
qu3 qu2 qu1 qu0 blk1 blk0 e synz
r
r
r
r
r
r
r
r
(2)
block name
blk1
blk0
block A
0
0
block B
0
1
block C,C'
1
0
block D
1
1
It indicates if error correction was successful.
1: The syndrome was zero after error correction.
0: The syndrome did not become zero and therefore the error
correction was not successful.
1: Block E is detected. This indicates a paging block which is
deÞned in the RBDS speciÞcation used in the United States of
America.
0: An ordinary RDS block A, B, C, C« or D is detected, or no valid
syndrome was found.
Bit 0 of block counter (2).
bit 1 of block counter (2).
bit 0 of quality counter (3).
bit 1 of quality counter (3).
bit 2 of quality counter (3).
bit 3 of quality counter (3).
(2) If "syncw" =1 of rds_bd_ctrl register, the block counter in-
dicates the expected RDS block.
(3) qu[3...0] counts the number of bits (max.16) which are
marked as bad by the demodulator within each RDS block.
It could be used as a quality information, indicating the max-
imum number of bits which are allowed to be corrected.
3.8.3
rds_corrp register
rds_corrp
reset value
bit name
access
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
00 00 0000
cp9 cp8
rr
cp7 cp6 cp5 correct dat_ok bovf
rr r rr r
Buffer overflow
1: More than 24 blocks have been written into the buffer.
0: No buffer data has been overwritten.
Information if the current RDS data could be used.
1: A correct syndrome was detected and no error correction was
done on a good quality marked RDS bit and the flywheel counter is
greater than 2 (RDS data is OK).
0: The syndrome was wrong, or an error correction was done on a
good quality marked RDS bit, or the flywheel counter is lower than 3
(RDS data is not OK).
It is an information about error correction.
1: An error correction was done.
0: The actual RDS block is detected as error free.
bit 5 of the syndrome register(4).
bit 6 of the syndrome register(4).
bit 7 of the syndrome register(4).
bit 8 of the syndrome register(4).
bit 9 of the syndrome register(4).
(4) (Refer to CENELEC Radio Data System speciÞcation
EN50067, ANNEX B). When bits 0...4 of the syndrome reg-
ister are zero, a possible error burst is detected. With help
of the correction pattern (bits 5...9 of the syndrome register),
the type of error can be measured, in order to classify the
reliability of the correction.
22/36