STE2001 Datasheet, PDF (12/36 Pages) STMicroelectronics – 65 X 128 SINGLE CHIP LCD CONTROLLER / DRIVER

STE2001
- Display blank (E = D = 0)
- Address counter X[6: 0] = 0 and Y[3 : 0] = 0
- Temperature coefficient (TC[1 : 0] = 0)
- Bias system (BS[2 : 0] = 0)
- V_OP = 0
- Power Down (PD = 1)
To clear the RAM content a MEMORY BLANK instruction should be executed.
Power Down (PD = 1)
When at Power Down, all LCD outputs are kept at V_SS (display off). Bias generator and V_LCD generator are OFF
(V_LCDOUToutput is discharged to V_SS, and then is possible to disconnect V_LCDOUT). The internal Oscillator is in
off state. An external clock can be provided. The RAM contents is not cleared.
Charge Pump Factor
The desired Charge Pump Multiplication Factor can be programmed though the S1 and S0 bits, as follows:
S1
S0
Multiplication Factor
0
0
2X
0
1
3X
1
0
4X
1
1
5X
At Reset the X2 factor is selected.
Bias Levels
To properly drive the LCD, six (Including VLCD and VSS) different voltage (Bias) levels are generated. The ra-
tios among these levels and VLCD, should be selected according to the MUX ratio (m). They are established to
be (Fig. 14):
V_LC
D^,
n_-----+-----3_--
n+4
V_L
C
D
,
n_-----+-----2_---
n+4
V_LCD
,
-----²--------
n+4
V_L
C
D
,
-----¹--------
n+4
V _{L C D} ,V _{S S}
Figure 13. Bias level Generator
R
V_LCD
n+3
n + 4 ^·VLCD
R
n+2
n + 4 ^·VLCD
nR
2
n + 4 ^·VLCD
R
1
n + 4 ^·VLCD
R
V_{SS D00IN1150}
12/36