English
Language : 

TDA7590_09 Datasheet, PDF (10/42 Pages) STMicroelectronics – Digital signal processing IC for speech and audio applications
Pin description
TDA7590
Table 2.
N°
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
Pin function (continued)
Name
Type
Description
HAD[6]
HAD[5]
I/O
Host 8-bit data line 6. Host data bus and/or address lines when in multiplexed
mode.
I/O
Host 8-bit data line 5. Host data bus and/or address lines when in multiplexed
mode.
HAD[4]
I/O
Host 8-bit data line 4. Host data bus and/or address lines when in multiplexed
mode.
COREVDD
I Core power supply.
COREVSS
HAD[3]
I Core ground.
I/O
Host 8-bit data line 3. Host data bus and/or address lines when in multiplexed
mode.
HAD[2]
I/O
Host 8-bit data line 2. Host data bus and/or address lines when in multiplexed
mode.
HAD[1]
I/O
Host 8-bit data line 1. Host data bus and/or address lines when in multiplexed
mode.
HAD[0]
AA[3]
I/O
Host 8-bit data line 0. Host data bus and/or address lines when in multiplexed
mode.
O
Address attributes line 3.Port A address attributes/chip select pins with
programmable polarity.
AA[2]
O
Address attributes line 2.Port A address attributes/chip select pins with
programmable polarity.
BR_N
O
Bus request. Asserted when port A requires bus mastership to perform off-
chip accesses.
BB_N
I/O
Bus busy. Asserted by port A when bus_busy_in_n is negated and BG_N is
asserted.
IOVDD
I IO power supply.
IOVSS
I IO ground.
WEN_N
O Write enable.
OEN_N
AA[1]
O Output enable.
O
Address attributes line 1.Port A address attributes/chip select pins with
programmable polarity.
AA[0]
O
Address attributes line 0.Port A address attributes/chip select pins with
programmable polarity.
BG_N
Bus grant. When asserted, Port A becomes the bus master elect. Bus
I mastership
is attained when bus busy is negated by the current bus master.
AB[0]
O Address bus line 0. Port A external address bus.
AB[1]
IOVDD
O Address bus line 1. Port A external address bus.
I IO power supply.
IOVSS
I IO ground.
AB[2]
O Address bus line 2. Port A external address bus.
10/42