LAN91C100FD_0601 Datasheet, PDF (28/78 Pages) SMSC Corporation – FEAST Fast Ethernet Controller with Full Duplex Capability

FEAST Fast Ethernet Controller with Full Duplex Capability
NO WAIT - When set, does not request additional wait states. An exception to this are accesses to the
Data Register if not ready for a transfer. When clear, negates IOCHRDY for two to three clocks on any
cycle to the LAN91C100FD.
FULL STEP - This bit is a general purpose output port. Its inverse value drives pin nFSTEP and it is
typically connected to SEL pin of the LAN83C694. It can be used to select the signaling mode for the AUI
or as a general purpose non-volatile configuration pin. Defaults low.
AUI SELECT - This bit is a general purpose output port. Its value drives pin AUISEL and it is typically
connected to MODE1 pin of the LAN83C694. It can be used to select AUI vs. 10BASE-T, or as a general
purpose non-volatile configuration pin. Defaults low.
Reserved - Must be 0.
INT SEL1-0 - Used to select one out of four interrupt pins. The three unused interrupts are tristated.
INT SEL1
0
0
1
1
INT SEL0
0
1
0
1
INTERRUPT PIN
USED
INTR0
INTR1
INTR2
INTR3
BANK 1
OFFSET
2
NAME
BASE ADDRESS REGISTER
TYPE
READ/WRITE
SYMBOL
BAR
This register holds the I/O address decode option chosen for the LAN91C100FD. It is part of the EEPROM
saved setup and is not usually modified during run-time.
HIGH
A15
A14
A13
A9
A8
A7
A6
A5
BYTE
0
0
0
1
1
0
0
0
LOW
Reserved
1
BYTE
0
0
0
0
0
0
0
1
A15 - A13 and A9 - A5 - These bits are compared against the I/O address on the bus to determine the
IOBASE for the LAN91C100FD‘s registers. The 64k I/O space is fully decoded by the LAN91C100FD
down to a 16 location space, therefore the unspecified address lines A4, A10, A11 and A12 must be all
zeros.
All bits in this register are loaded from the serial EEPROM. The I/O base decode defaults to 300h
(namely, the high byte defaults to 18h).
Reserved - Must be 0.
BANK 1
OFFSET
4 THROUGH 9
NAME
INDIVIDUAL ADDRESS
REGISTERS
TYPE
READ/WRITE
SYMBOL
IAR
These registers are loaded starting at word location 20h of the EEPROM upon hardware reset or
EEPROM reload. The registers can be modified by the software driver, but a STORE operation will not
modify the EEPROM Individual Address contents. Bit 0 of Individual Address 0 register corresponds to the
first bit of the address on the cable.
Rev. 01-20-06
Page 28
DATASHEET
SMSC DS – LAN91C100FD Rev. D