English
Language : 

SI598 Datasheet, PDF (22/28 Pages) Silicon Laboratories – Programmable with 28 parts per trillion frequency resolution
Si598/Si599
7. Ordering Information
The Si598/Si599 supports a wide variety of options including frequency range, start-up frequency, temperature
stability, tuning slope, output format, and VDD. Specific device configurations are programmed into the Si598/Si599
at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Silicon
Labs provides a web browser-based part number configuration utility to simplify this process. Refer to
www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si598/Si599 XO/
VCXO series is supplied in an industry-standard, RoHS compliant, 8-pad, 5x7 mm package. Tape and reel
packaging is an ordering option.
59x
X
X
X XXX XXX D
G
R
598 Programmable
XO Product Family
599 Programmable
VCXO Product Family
1st Option Code
VDD Output Format Output Enable Polarity
A 3.3 LVPECL
High
B 3.3 LVDS
High
C 3.3 CMOS
High
D 3.3 CML
High
E 2.5 LVPECL
High
F 2.5 LVDS
High
G 2.5 CMOS
High
H 2.5 CML
High
J 1.8 CMOS
High
K 1.8 CML
High
M 3.3 LVPECL
Low
N 3.3 LVDS
Low
P 3.3 CMOS
Low
Q 3.3 CML
Low
R 2.5 LVPECL
Low
S 2.5 LVDS
Low
T 2.5 CMOS
Low
U 2.5 CML
Low
V 1.8 CMOS
Low
W 1.8 CML
Low
Note:
CMOS available to 160 MHz.
R = Tape & Reel
Blank = Trays
Operating Temp Range (°C)
G
–40 to +85 °C
Device Revision Letter
Six-Digit Start-up Frequency/I2C Address Designator
The Si59x supports a user-defined start-up frequency between
10–810 MHz. The start-up frequency must be in the same frequency range
as that specified by the Frequency Grade 3rd option code.
The Si59x supports a user-defined I2C 7-bit address. Each unique start-up
frequency/I2C address combination is assigned a six-digit numerical code.
This code can be requested during the part number request process. Refer
to www.silabs.com/VCXOPartNumber to request an Si59x part number.
3rd Option Code
Frequency Grade
Code
A
B
C
Frequency Range Supported (MHz)
10-810
10-280
10-160 (CMOS available to 160 MHz)
Si598
Code
A
B
C
2nd Option Code
Temperature Stability (ppm, max, ±) Total Stablility (ppm, max, ±)
50
100
25
50
20
30
Si599
2nd Option Code
Temperature Tuning Slope
Minimum APR
Stability
Kv
(±ppm) for VDD @
Code ± ppm (max) ppm/V (typ)
3.3 V
2.5 V
1.8 V
A
20
380
370
275
200
B
20
185
160
110
80
C
50
185
130
80
50
D
20
125
100
75
40
E
20
95
65
50
25
F
50
125
70
45
10
G
50
95
35
20
N/A
H
20
45
15
N/A
N/A
Notes:
1. For best jitter and phase noise performance, always choose the smallest Kv that meets
the application’s minimum APR requirements. See AN266 for more information.
2. APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with an
APR of ±25 ppm is able to lock to a clock with a ±25 ppm stability over 15 years over all
operating conditions.
3. Nominal pull range (±) = 0.5 x VDD x tuning slope.
4. Minimum APR values noted above include worst case values for all parameters.
Figure 5. Part Number Convention
22
Rev. 1.0