English
Language : 

LC875CC8A Datasheet, PDF (21/29 Pages) Sanyo Semicon Device – ROM 128K/112K byte, RAM 4096 byte on-chip 8-bit 1-chip Microcontroller
LC875CC8A/B2A
Pulse Input Conditions at Ta = -30°C to +70°C, VSS1 = VSS2 = VSS3 = VSS4 = 0V
Parameter
High/low level
Symbol
tPIH(1)
Pins/Remarks
INT0(P70),
Conditions
• Interrupt source flag can be set.
Specification
VDD[V]
min
typ
max
pulse width
tPIL(1)
INT1(P71),
• Event inputs for timer 0 or 1 are
INT2(P72)
enabled.
INT4(P20 to P23),
2.2 to 5.5
1
INT5(P24 to P27),
INT6(P20),
INT7(P24)
tPIH(2)
INT3(P73)
• Interrupt source flag can be set.
tPIL(2)
(The noise rejection
clock is selected to
• Event inputs for timer 0 are
enabled.
2.2 to 5.5
2
1/32.)
tPIH(3)
INT3(P73)
• Interrupt source flag can be set.
tPIL(3)
(The noise rejection
clock is selected to
• Event inputs for timer 0 are
enabled.
2.2 to 5.5
64
1/32.)
tPIH(4)
INT3(P73)
• Interrupt source flag can be set.
tPIL(4)
(The noise rejection
clock is selected to
• Event inputs for timer 0 are
enabled.
2.2 to 5.5
256
1/128.)
tPIL(5)
RES
Reset acceptable
2.2 to 5.5
200
unit
tCYC
μs
AD Converter Characteristics at Ta = -30°C to +70°C, VSS1 = VSS2 = VSS3 = VSS4 = 0V
Parameter
Resolution
Absolute
precision
Conversion
time
Symbol
N
ET
TCAD
Pins/Remarks
AN0(P80)
to AN7(P87),
AN8(P70),
AN9(P71),
AN10(XT1),
AN11(XT2),
AN12(PA3),
AN13(PA4),
AN14(PA5)
Conditions
(Note 6-1)
AD conversion time=32×tCYC
(when ADCR2=0) (Note 6-2)
AD conversion time=64×tCYC
VDD[V]
3.0 to 5.5
3.0 to 5.5
4.5 to 5.5
3.0 to 5.5
Specification
min
typ
max
unit
8
bit
±1.5 LSB
11.74
(tCYC=
0.367μs)
31.36
(tCYC=
0.980μs)
15.68
97.92
(tCYC=
3.06μs)
97.92
(tCYC=
3.06μs)
μs
97.92
(when ADCR2=1) (Note 6-2)
4.5 to 5.5
(tCYC=
(tCYC=
0.245μs)
1.53μs)
31.36
97.92
3.0 to 5.5
(tCYC=
(tCYC=
0.490μs)
1.53μs)
Analog input
voltage range
VAIN
3.0 to 5.5
VSS
VDD
V
Analog port
input current
IAINH
IAINL
VAIN=VDD
VAIN=VSS
3.0 to 5.5
3.0 to 5.5
-1
1
μA
Note 6-1: The quantization error (±1/2 LSB) is excluded from the absolute accuracy value.
Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till
the complete digital value corresponding to the analog input value is loaded in the required register.
No.A0744-21/29