English
Language : 

LC875CC8A Datasheet, PDF (18/29 Pages) Sanyo Semicon Device – ROM 128K/112K byte, RAM 4096 byte on-chip 8-bit 1-chip Microcontroller
LC875CC8A/B2A
Serial I/O Characteristics at Ta = -30°C to +70°C, VSS1 = VSS2 = VSS3 = VSS4 = 0V
1. SIO0 Serial I/O Characteristics (Note 4-1-1)
Parameter
Frequency
Symbol
tSCK(1)
Pins/
Remarks
SCK0(P12)
Conditions
• See Fig. 6.
Specification
VDD[V]
min
typ
max
unit
2
Low level
pulse width
High level
pulse width
Frequency
Low level
pulse width
High level
pulse width
Data setup time
Data hold
Time
tSCKL(1)
tSCKH(1)
tSCKHA(1a)
tSCKHA(1b)
tSCK(2)
SCK0(P12)
tSCKL(2)
tSCKH(2)
tSCKHA(2a)
tSCKHA(2b)
tsDI(1)
thDI(1)
SI0(P11),
SB0(P11)
• Continuous data transmission/
reception mode
• SIO2 is not in use simultaneous.
• See Fig. 6.
• (Note 4-1-2)
• Continuous data transmission/
reception mode
• SIO2 is in use simultaneous.
• See Fig. 6.
• (Note 4-1-2)
• CMOS output selected.
• See Fig. 6.
2.2 to 5.5
• Continuous data transmission/
reception mode
• SIO2 is not in use simultaneous.
• CMOS output selected.
• See Fig. 6.
• Continuous data transmission/
reception mode
• SIO2 is in use simultaneous.
• CMOS output selected.
• See Fig. 6.
• Must be specified with respect
to rising edge of SIOCLK
• See fig. 6.
2.2 to 5.5
2.2 to 5.5
1
1
4
6
4/3
tSCKH(2)
+2tCYC
tSCKH(2)
+2tCYC
0.03
0.03
tCYC
1/2
tSCK
1/2
tSCKH(2)
+(10/3)tCYC
tCYC
tSCKH(2)
+(16/3)tCYC
Output delay
time
tdD0(1)
tdD0(2)
tdD0(3)
SO0(P10),
SB0(P11),
• Continuous data transmission/
reception mode
• (Note 4-1-3)
• Synchronous 8-bit mode.
• (Note 4-1-3)
• (Note 4-1-3)
2.2 to 5.5
(1/3)tCYC
+0.05
μs
1tCYC
+0.05
(1/3)tCYC
+0.05
Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.
Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is
"H" to the first negative edge of the serial clock must be longer than tSCKHA.
Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of
output state change in open drain output mode. See Fig. 6.
No.A0744-18/29