S6A0092 Datasheet, PDF (31/54 Pages) Samsung semiconductor – 80 SEG / 26 COM DRIVER & CONTROLLER FOR STN LCD

80 COM / 26 COM DRIVER & CONTROLLER FOR STN LCD
S6A0092
Table 12. DDRAM / CGRAM Address Mapping
Address 0 1 2 3 4 5 6 7 8 9 A B C D E F
00h
DDRAM line 1 (00h ∼ 0Fh)
10h
DDRAM line 2 (10h ∼ 1Fh)
20h
DDRAM line 3 (20h ∼ 2Fh)
30h
DDRAM line 4 (30h ∼ 3Fh)
40h
CGRAM (pattern 0)
CGRAM (pattern 1)
50h
CGRAM (pattern 2)
CGRAM (pattern 3)
60h
CGRAM (pattern 4)
CGRAM (pattern 5)
70h
CGRAM (pattern 6)
CGRAM (pattern 7)
ICONRAM ADDRESS SET
RS
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
1
0
IA4
IA3
IA2
IA1
IA0
ICONRAM Address Set instruction field sets ICONRAM / Registers address.
Before writing/reading data into / from the ICON RAM, set the address by ICONRAM Address Set instruction. Next,
when data are written/read in succession, the address is automatically increased by 1. The 5 icons at a time can
blink, if C and B bit of the display instruction are enabled. The blink attributes of ICON are same as the cursor blink.
For accessing DD/CGRAM, the DD/CGRAM Address Set instruction should be set before. After accessing 0Fh, the
address of ICONRAM address is 00h. The ICONRAM address ranges are 00h ∼ 1Fh.
Table 13. ICONRAM Address Mapping
Address 0 1 2 3 4 5 6 7 8 9 A B C D E F
00h
ICON RAM (00h ∼ 0Fh)
10h
EV TE
Reserved
EV: Electronic volume register (10h) - default (00000)
TE: Test register (Do not use) (11h)
When the EV and TE registers are written, the address counter (AC) is not increased.
27