English
Language : 

K4S160822D Datasheet, PDF (21/46 Pages) Samsung semiconductor – 2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL
K4S160822D
( Continued )
(b) CL=3, BL=4
CLK
i) CMD
DQM
DQ
ii) CMD
DQM
DQ
iii) CMD
DQM
DQ
iii) CMD
DQM
DQ
iv) CMD
DQM
DQ
RD WR
D0 D1 D2 D3
RD
WR
D0 D1 D2 D3
RD
WR
D0 D1 D2 D3
RD
WR
Hi-Z D0
D1
D2
D3
RD
WR
Hi-Z
Q0
D0
D1
D2
D3
Note 1
CMOS SDRAM
5. Write Interrupted by Precharge & DQM
CLK
CMD
DQM
DQ
WR
Note 3
PRE
Note 2
D0 D1 D2 D3
Masked by DQM
*Note : 1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.
2. To inhibit invalid write, DQM should be issued.
3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge
interrupt but only the other bank precharge of dual banks operation.
- 21
Rev. 1.0 (Oct. 1999)