M32C87 Datasheet, PDF(243/627 Page) Renesas Technology Corp – MCU M16C FAMILY / M32C/80 SERIES

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

M32C87 Datasheet, PDF (243/627 Pages) Renesas Technology Corp – MCU M16C FAMILY / M32C/80 SERIES

◁

M32C/87 Group (M32C/87, M32C/87A, M32C/87B)

17. Serial Interfaces (UART0 to UART4)

UARTi Transmit/Receive Control Register 0 (i = 0 to 4)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol

U0C0 to U2C0

U3C0, U4C0

Address

036Ch, 02ECh, 033Ch

032Ch, 02FCh

After Reset

0000 1000b

0000 1000b

Bit Symbol

Bit Name

Function

RW

CLK0

CLK1

UiBRG count source select

bits(1)

CRS

CTS function select bit

TXEPT

Transmit shift register

empty flag

CRD

CTS function disable bit

NCH

Data output select bit3)

CKPOL CLK polarity select bit

UFORM Bit order select bit(4)

b1 b0

RW

0 0: f1 selected

0 1: f8 selected

1 0: f2n selected(2)

1 1: Do not set to this value

RW

Enabled when CRD = 0

0: CTS function selected

RW

1: CTS function not selected

0: Data in the transmit shift register

(during transmit operation)

1: No data in the transmit shift register

RO

(transmit operation is completed)

0: CTS function enabled

1: CTS function disabled

RW

0: TXDi/SDAi and SCLi are CMOS output ports

1: TXDi/SDAi and SCLi are N-channel open

RW

drain output ports

0: Transmit data output at the falling edge and

receive data input at the rising edge of the

serial clock

1: Transmit data output at the rising edge and

RW

receive data input at the falling edge of the

serial clock

0 : LSB first

1 : MSB first

RW

NOTES:

1. Set the UiBRG register after setting bits CLK1 and CLK0.

2. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15). To select f2n, set the

CST bit in the TCSPR register to 1 before setting bits CLK1 and CLK0 to 10b.

3. P7_0/TXD2, P7_1/SCL2 are N-channel open drain output ports. They cannot be set as CMOS output ports even if the NCH bit

is set to 0.

4. The UFORM bit is enabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous mode) or 101b

(UART mode, 8-bit data length). Set the UFORM bit to 1 when bits SMD2 to SMD0 are set to 010b (I 2C mode), or to 0 when bits

SMD2 to SMD0 are set to 100b (UART mode, 7-bit data length) or 110b (UART mode, 9-bit data length).

Figure 17.7 U0C0 to U4C0 Registers

REJ09B0180-0151 Rev.1.51 Jul 31, 2008

Page 221 of 587

▷