English
Language : 

SH7047F Datasheet, PDF (18/85 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7047 Series
Section 2 Example 2
(Standard Format, 8 Bytes of Data, Using DTC)
2.1 Transmission and Reception Specifications
Transmission and reception of 8 bytes of data in the standard format using two SH7047F devices
and storage of received data using DTC.
Common Transmission and Reception Specifications
• The data transfer speed is 250 kbps (during 50 MHz operation).
• The identifier is H'555.
Transmission Specifications
• Mailbox 1 is used.
• The data length is 8 bytes, and the data transmitted is H'55, H'66, H'77, H'88, H'99, H'AA,
H'BB, H'FF.
• The mailbox empty interrupt (IRR8) is used. After message transmission wait status has been
set, the transmission end flag is cleared and mailbox empty interrupts are prohibited within the
mailbox empty interrupt routine, completing the operation.
Reception Specifications
• Mailbox 0 is used.
• The identifier is masked and reception takes place when a match occurs.
• The message reception interrupt (IRR1) is used.
(a) When the data is received DTC is triggered by the message reception interrupt, and the
received data is stored in on-chip RAM.
(b) Block transfer mode is used for the DTC transfer, and the 8 bytes of data are transferred as
a single block.
(c) After the DTC transfer is completed, the reception end flag is cleared and message
reception interrupts are prohibited within the message reception interrupt routine,
completing the operation.
2.2 Transmission and Reception Specifications, Function Description
Tables 2.1 and 2.2 list the functions allocated to registers. (See example 1 for information on pins
and port registers.)
Rev. 1.00, 08/03, page 10 of 74