|
SAA7824 Datasheet, PDF (76/89 Pages) NXP Semiconductors – CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control (PhonIC) | |||
|
◁ |
Philips Semiconductors
CD audio decoder, digital servo and ï¬lterless
DAC with integrated pre-amp and laser control
Product speciï¬cation
SAA7824
12 OPERATING CHARACTERISTICS (I2S-BUS TIMING)
VDDD = 1.65 to 1.95 V; VSS = 0 V; Tamb = 0 to 70 °C; unless otherwise speciï¬ed.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP. MAX. UNIT
I2S-bus timing (single speed à n); see Fig.35; note 1
CLOCK OUTPUT: PIN SCLK (CL = 20 pF)
Tcy
output clock period
sample rate = fs
sample rate = 2fs
sample rate = 4fs
tCH
clock HIGH time
sample rate = fs
sample rate = 2fs
sample rate = 4fs
tCL
clock LOW time
sample rate = fs
sample rate = 2fs
sample rate = 4fs
OUTPUTS: PINS WCLK, DATA AND EF (CL = 20 pF)
tsu
set-up time
sample rate = fs
sample rate = 2fs
sample rate = 4fs
th
hold time
sample rate = fs
sample rate = 2fs
sample rate = 4fs
â
472.4/n â
ns
â
236.2/n â
ns
â
118.1/n â
ns
166/n â
â
ns
83/n
â
â
ns
42/n
â
â
ns
166/n â
â
ns
83/n
â
â
ns
42/n
â
â
ns
95/n
â
â
ns
48/n
â
â
ns
24/n
â
â
ns
95/n
â
â
ns
48/n
â
â
ns
24/n
â
â
ns
Note
1. In the normal operating mode the I2S-bus timing is directly related to the overspeed factor ânâ. In the lock-to-disc mode
ânâ is replaced by the disc speed factor âdâ.
SCLK
WCLK
DATA
EF
2003 Oct 01
clock period Tcy
t CL
t CH
th
t su
VDD â 0.8 V
0.8 V
VDD â 0.8 V
0.8 V
MBG407
Fig.35 I2S-bus timing diagram.
76
|
▷ |