TDA8596_15 Datasheet, PDF (21/48 Pages) NXP Semiconductors – I2C-bus controlled 4 ´ 45 W power amplifier with symmetrical inputs

NXP Semiconductors
TDA8596
I²C-bus controlled 4 × 45 W power amplifier with symmetrical inputs
I²C-BUS WRITE
SCL
1
2
7
8
9
1
2
7
8
9
SDA
MSB MSB − 1
LSB + 1
ACK MSB MSB − 1
LSB + 1 LSB ACK
S
ADDRESS
I²C-BUS READ
SCL
1
2
W
A
WRITE DATA
A
P
To stop the transfer, after the last acknowledge (A)
a STOP condition (P) must be generated
7
8
9
1
2
7
8
9
SDA
MSB MSB − 1
LSB + 1
ACK MSB MSB − 1
LSB + 1 LSB ACK
S
ADDRESS
R
A
: generated by master (microcontroller)
: generated by slave
S : START
P : STOP
A : acknowledge
NA : not acknowledge
R/W : read / write
Fig 16. I²C-bus read and write modes
READ DATA
NA
P
To stop the transfer, the last byte must not be acknowledged
and a STOP condition (P) must be generated
001aac649
8.1 Instruction bytes
I²C-bus mode:
• If R/W bit = 0, the TDA8596 expects 3 instruction bytes: IB1, IB2 and IB3
• After a power-on reset, all instruction bits are set to logic 0
Legacy mode:
• The settings are equal to the condition with all instruction bits set to logic 0 (see
Table 8), with the exception of IB1[D0] bit that is ignored in legacy mode.
Table 8.
Bit
D7
D6
D5
Instruction byte IB1
Description
don’t care
channel 3 clip information on DIAG or STB pin
0 = clip information on DIAG pin
1 = clip information on STB pin
channel 1 clip information on DIAG or STB pin
0 = clip information on DIAG pin
1 = clip information on STB pin
TDA8596_2
Product data sheet
Rev. 02 — 8 November 2007
© NXP B.V. 2007. All rights reserved.
21 of 48