|
SAA4992H Datasheet, PDF (19/36 Pages) NXP Semiconductors – Field and line rate converter with noise reduction | |||
|
◁ |
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
NAME
Control2
QQcurr
QQprev
FldStat
FieldWeYUV
OddFM1
SwapMpr
VecOffs
SNERT
ADDRESS
HEX
READ/
WRITE(1)
7
6
5
4
3
2
1
0
DESCRIPTION(2)
027
write; F
X Quincunx phase of current ï¬eld (in TPM) (phase0 or phase1); this
needs to toggle each time a new ï¬eld comes from FM1. In phase0 the
estimator operates on a checker-board pattern that starts with the left
upper block; in phase1 the other blocks are estimated.
X quincunx phase of previous ï¬eld (in TPM) (phase0 or phase1); this is
the value of QQcur during the last estimate written into the temporal
prediction memory
X
Field status (same input ï¬eld or new input ï¬eld); reï¬ects whether
the output of FM1 is a new or a repeated ï¬eld. This bit will toggle ï¬eld
by ï¬eld in ï¬eld doubling mode and is continuously HIGH in progressive
output mode.
X
enable writing FM2 and FM3 for both luminance and chrominance
(recirculation of data for luminance alone can be controlled with
OrigFmEnY and IntpFmEnY in Control3) (off or on)
X
odd input ï¬eld (even or odd), this is to be set equal to the detected
ï¬eld interlace for the ï¬eld that comes out of FM1
X
Swap multi port RAMs (normal or swap); this bit needs to be set to
get real frame data at the temporal position from FM1. If swapped, the
current ï¬eld (FM1) will be stored in the right line memory tree, while
the original lines from the stored frame (FM2/3) are stored in the left
memory tree. Should be set only in ï¬lm mode if FM3 is present;
EmbraceOn must be set as well.
XX
Set vertical vector offset (0, +1, â or â1) frame lines; vertical offset of
the right line memory tree with respect to the left line memory tree.
A higher offset value means: on the right memory tree access to less
delayed video lines is taken; in interlaced video operation, the vertical
offset will be â1 with an odd ï¬eld on the left side and +1 with an even
ï¬eld on the left. With non-interlaced input, vertical offset should be
constantly 0. In ï¬lm mode, vertical offset is dynamically switched
between +1, 0 and â1.
|
▷ |