English
Language : 

LC786821E Datasheet, PDF (14/35 Pages) ON Semiconductor – Compressed Audio Signal Processor IC
LC786821E
Pin
No.
Pin name
91 JTRSTB
92 JTCK
93 JTDI
94 JTMS
95 JTDO
96 JTRTCK
97 LFOUT
98 LROUT
99 LVRIN
100 DACOUTL
I/O
State when
"Reset"
Function
I
Input
JTAG reset input
(Connect to pull-down resistor or 0V level in normal mode.)
I
Input
JTAG clock input
(Connect to pull-down resistor or 0V level in normal mode.)
I
Input
JTAG data input
(Connect to pull-down resistor or 0V level in normal mode.)
I
Input
JTAG mode input
(Connect to pull-down resistor or DVDD level in normal mode.)
O
L
JTAG data output (Leave open in normal mode.)
O
L
JTAG return clock output (Leave open in normal mode.)
AO Unknown Electronic Volume : Left channel Front output
AO Unknown Electronic Volume : Left channel Rear output
AI
Input
Electronic Volume : Left channel volume input
AO Unknown Audio DAC : Left channel output
<Notes>
(1) For unused pins :
 The unused input pins must be connected to the GND (0V) level if there is no individual note in the above table.
 The unused output pins must be left open (No connection) if there is no individual note in the above table.
 The unused input/output pins must follow the below conditions if there is no individual note in the above table:
Input setting
Leave open with internal pull-down resister ON.
With using internal pull-down resistor OFF, connect to GND (0V) or connect to power pins
for I/O.
However, use of individual pull-up or pull-down resistor is recommended as fail-safe.
Output setting
Leave them open.
(2) For power supply pins:
 Same voltage level must be supplied to DVDD, AVDD1, AVDD2, XVDD and VVDD2 power supply pins.
(Refer to “Allowable operating ranges”)
(3) For “Reset” condition:
 This IC is not reset only by making the RESB pin “Low”.
Refer to “Power on and Reset control” for detail of “Reset” condition.
(4) For “Analog Source” unused pins (15 pin to 22 pin) :
 The “Analog Source” unused pins (15 pin to 22 pin) must be connected to the GND (0V) level through the input
coupling capacitor or be left open (No connection).
www.onsemi.com
14