PHU108NQ03LT Datasheet, PDF (2/14 Pages) NXP Semiconductors – N-channel TrenchMOS logic level FET

Philips Semiconductors
PHB/PHD/PHU108NQ03LT
N-channel TrenchMOS™ logic level FET
3. Ordering information
Table 2: Ordering information
Type number
Package
Name
Description
Version
PHB108NQ03LT D2PAK
plastic single-ended surface mounted package; 3 leads (one lead cropped) SOT404
PHD108NQ03LT DPAK
plastic single-ended surface mounted package; 3 leads (one lead cropped) SOT428
PHU108NQ03LT IPAK
plastic single-ended package; 3 leads (in-line)
SOT533
4. Limiting values
Table 3: Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter
Conditions
V_DS
V_DGR
V_GS
I_D
drain-source voltage (DC)
drain-gate voltage (DC)
gate-source voltage
drain current (DC)
I_DM
peak drain current
P_tot
total power dissipation
T_stg
storage temperature
T_j
junction temperature
Source-drain diode
25 °C ≤ T_j ≤ 175 °C
25 °C ≤ T_j ≤ 175 °C; R_GS = 20 kΩ
T_mb = 25 °C; V_GS = 5 V; Figure 2 and 3
T_mb = 100 °C; V_GS = 5 V; Figure 2
T_mb = 25 °C; pulsed; t_p ≤ 10 µs; Figure 3
T_mb = 25 °C; Figure 1
I_S
source (diode forward) current (DC) T_mb = 25 °C
I_SM
peak source (diode forward) current T_mb = 25 °C; pulsed; t_p ≤ 10 µs
Avalanche ruggedness
E_DS(AL)S non-repetitive drain-source
avalanche energy
unclamped inductive load; I_D = 43 A;
t_p = 0.25 ms; V_DD ≤ 25 V; R_GS = 50 Ω;
V_GS = 10 V; starting at T_j = 25 °C
Min
Max Unit
-
25
V
-
25
V
-
±20
V
-
75
A
-
75
A
-
240
A
-
187
W
−55
+175 °C
−55
+175 °C
-
75
A
-
240
A
-
180
mJ
9397 750 14707
Product data sheet
Rev. 03 — 18 April 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
2 of 14