DS90CR483A Datasheet, PDF (7/24 Pages) Texas Instruments – DS90CR483A/DS90CR484A 48-Bit LVDS Channel Link SER/DES 33-112 MHz

AC Timing Diagrams
FIGURE 1. “Worst Case” Test Pattern
Note 9: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
30059210
30059212
FIGURE 2. DS90CR483A (Transmitter) LVDS Output Load and Transition Times
30059213
FIGURE 3. DS90CR484A (Receiver) CMOS/TTL Output Load and Transition Times
30059214
FIGURE 4. DS90CR483A (Transmitter) Input Clock Transition Time
7
www.national.com