DS90CR483 Datasheet, PDF (6/17 Pages) National Semiconductor (TI) – 48-Bit LVDS Channel Link Serializer/Deserializer

AC Timing Diagrams
FIGURE 1. “Worst Case” Test Pattern
Note 6: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
DS100918-10
DS100918-12
FIGURE 2. DS90CR483 (Transmitter) LVDS Output Load and Transition Times
DS100918-13
FIGURE 3. DS90CR484 (Receiver) CMOS/TTL Output Load and Transition Times
DS100918-14
FIGURE 4. DS90CR483 (Transmitter) Input Clock Transition Time
www.national.com
DS100918-15
FIGURE 5. DS90CR483 (Transmitter) Setup/Hold and High/Low Times
6