DS90C3201_06 Datasheet, PDF (14/20 Pages) National Semiconductor (TI) – 3.3V 8 MHz to 135MHz Dual FPD-LIink Transmitter

DS90C3201 Pin Descriptions (Continued)
Pin No.
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
Pin Name
TXEA+
TXEA -
TCLKOUT+
TCLKOUT -
VDDL
VSSL
TXOE+
TXOE -
TXOD+
TXOD -
TXOC+
TXOC -
TXOB+
TXOB -
TXOA+
TXOA -
VDDL
VSSL
MODE1
I/O
O/P
O/P
O/P
O/P
VDD
GND
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
O/P
VDD
GND
I/P
Pin Type
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
ANALOG
ANALOG
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
LVDS O/P
ANALOG
ANALOG
LVTTL I/P (pulldown)
64
RESRVD
65
TXOE0
66
TXOE1
67
TXOE2
68
TXOE3
69
TXOE4
70
TXOE5
71
TXOE6
72
VDDO0
73
VSSO0
74
TXOD0
75
TXOD1
76
TXOD2
77
TXOD3
78
TXOD4
79
TXOD5
80
TXOD6
81
VDDT1
82
VSST1
83
TXOC0
84
TXOC1
85
TXOC2
86
TXOC3
87
TXOC4
88
TXOC5
89
TXOC6
90
VDDO1
91
VSSO1
www.national.com
I/P
I/P
I/P
I/P
I/P
I/P
I/P
I/P
VDD
GND
I/P
I/P
I/P
I/P
I/P
I/P
I/P
VDD
GND
I/P
I/P
I/P
I/P
I/P
I/P
I/P
VDD
GND
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
DIGITAL
DIGITAL
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
TX LOGIC
TX LOGIC
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
LVTTL I/P (pulldown)
DIGITAL
DIGITAL
14
Description
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Negative LVDS differential data output
Power supply for analog circuitry
Ground pin for analog circuitry
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Negative LVDS differential data output
Positive LVDS differential data output
Negative LVDS differential data output
Power supply for analog circuitry
Ground pin for analog circuitry
“ODD” bank enable
0 = LVDS ODD OUTPUTS DISABLED
1 = LVDS ODD OUTPUTS ENABLED
Tie to VSS for correct functionality
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
Power supply for digital circuitry
Ground pin for digital circuitry
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
Power supply for logic
Ground pin for logic
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
LVTTL level data input
Power supply for digital circuitry
Ground pin for digital circuitry