DS92LV1021 Datasheet, PDF(1/18 Page) National Semiconductor (TI) – 16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

DS92LV1021 Datasheet, PDF (1/18 Pages) National Semiconductor (TI) – 16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer

December 2002

DS92LV1021 and DS92LV1210

16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer

General Description

The DS92LV1021 transforms a 10-bit wide parallel CMOS/

TTL data bus into a single high speed Bus LVDS serial data

stream with embedded clock. The DS92LV1210 receives the

Bus LVDS serial data stream and transforms it back into a

10-bit wide parallel data bus and separates clock. The

DS92LV1021 may transmit data over heavily loaded back-

planes or 10 meters of cable. The reduced cable, PCB trace

count and connector size saves cost and makes PCB design

layout easier. Clock-to-data and data-to-data skew are elimi-

nated since one output will transmit both clock and all data

bits serially. The powerdown pin is used to save power, by

reducing supply current when either device is not in use. The

Serializer has a synchronization mode that should be acti-

vated upon power-up of the device. The Deserializer will

establish lock to this signal within 1024 cycles, and will flag

Lock status. The embedded clock guarantees a transition on

the bus every 12-bit cycle; eliminating transmission errors

due to charged cable conditions. The DS92LV1021 output

pins may be TRI-STATE Â® to achieve a high impedance

state. The PLL can lock to frequencies between 16 MHz and

40 MHz.

Features

n Guaranteed transition every data transfer cycle

n Single differential pair eliminates multi-channel skew

n Flow-through pinout for easy PCB layout

n 400 Mbps serial Bus LVDS bandwidth (at 40 MHz clock)

n 10-bit parallel interface for 1 byte data plus 2 control bits

n Synchronization mode and LOCK indicator

n Programmable edge trigger on clock

n High impedance on receiver inputs when power is off

n Bus LVDS serial output rated for 27â¦ load

n Small 28-lead SSOP package-MSA

Block Diagrams

TRI-STATEÂ® is a registered trademark of National Semiconductor Corporation.

10011001

www.national.com

▷