English
Language : 

COP888FH Datasheet, PDF (1/49 Pages) National Semiconductor (TI) – 8-Bit CMOS ROM Based Microcontrollers with 12k Memory, Comparators, USART and Hardware Multiply/Divide
September 1999
COP888FH
8-Bit CMOS ROM Based Microcontrollers with 12k
Memory, Comparators, USART and Hardware
Multiply/Divide
General Description
The COP888FH Family of ROM based microcontrollers are
highly integrated COP8™ Feature core devices with 12k
memory and advanced features including Analog compara-
tors, and Hardware Multiply/Divide. These single-chip
CMOS devices are suited for more complex applications re-
quiring a full featured controller, low EMI, two comparators, a
full-duplex USART, and hardware multiply/divide functions.
COP87L88FH devices are pin and software compatible (dif-
ferent VCC range) 16k OTP (One Time Programmable) ver-
sions for pre-production , and for use with a range of COP8
software and hardware development tools.
Family features include an 8-bit memory mapped architec-
ture, 10 MHz CKI with 1µs instruction cycle, hardware
multiply/divide functions, three multi-function 16-bit timer/
counters with PWM, full duplex USART, MICROWIRE/
PLUS™, two Analog comparators, two power saving HALT/
IDLE modes, MIWU, idle timer, high current outputs,
software selectable options WATCHDOG™ and clock/
oscillator mode, low EMI 2.5V to 5.5V operation, and 28/
40/44 pin packages.
Devices included in this data sheet are:
Device Memory (bytes) RAM (bytes) I/O Pins
Packages
Temperature
Comments
COP684FH 12k ROM
512
24 28 DIP/SOIC
-55 to +125˚C 4.5V to 5.5V
COP884FH 12k ROM
512
24 28 DIP/SOIC
-40 to +85˚C
COP984FH 12k ROM
512
24 28 DIP/SOIC
0 to +70˚C 2.5V to 4.0V, FHH=4.0V to
6.0V
COP688FH 12k ROM
512
36/40 40 DIP, 44 PLCC -55 to +125˚C 4.5V to 5.5V
COP888FH 12k ROM
512
36/40 40 DIP, 44 PLCC -40 to +85˚C
COP988FH 12k ROM
512
36/40 40 DIP, 44 PLCC 0 to +70˚C 2.5V to 4.0V, FHH=4.0V to
6.0V
Key Features
n Hardware Multiply/Divide Functions
n Full duplex USART
n Three 16-bit timers, each with two 16-bit registers
supporting:
— Processor Independent PWM mode
— External Event counter mode
— Input Capture mode
n Quiet design (low radiated emissions)
n 12 kbytes on-board ROM
n 512 bytes on-board RAM
Additional Peripheral Features
n Idle Timer
n Multi-Input Wakeup (MIWU) with optional interrupts (8)
n Two analog comparators
n WATCHDOG and Clock Monitor logic
n MICROWIRE/PLUS serial I/O
I/O Features
n Software selectable I/O options ( TRI-STATE® ,
Push-Pull, Weak Pull-Up, and High Impedance Input)
n Schmitt trigger inputs on ports G and L
n Packages:
— 40 DIP with 36 I/O pins
— 44 PLCC with 40 I/O pins
— 28 DIP/SO with 24 I/O pins
CPU/Instruction Set Features
n 1 µs instruction cycle time
n Fourteen multi-source vectored interrupts servicing
— External Interrupt
— Idle Timer T0
— Three Timers (Each with 2 Interrupts)
— MICROWIRE/PLUS
— Multi-Input Wake Up
— Software Trap
— USART (2)
— Default VIS (default interrupt)
n Versatile and easy to use instruction set
COP8™ is a trademark of National Semiconductor Corporation.
MICROWIRE™ is a trademark of National Semiconductor Corporation.
MICROWIRE/PLUS™ is a trademark of National Semiconductor Corporation.
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
WATCHDOG™ is a trademark of National Semiconductor Corporation.
iceMASTER™ is a trademark of MetaLink Corporation.
© 1999 National Semiconductor Corporation DS012602
www.national.com