MT40A1G8WE-083EAAT Datasheet, PDF (238/358 Pages) Micron Technology – Automotive DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM
WRITE Operation
WRITE Operation with Write CRC Enabled
Figure 190: Consecutive WRITE (BL8/BC4-OTF) with 1^tCK Preamble and Write CRC in Same or Differ-
ent Bank Group
T0
T1
T2
T3
T4
T5
T8
T9
T10
T11
T12
T13
T14
T15
T16
T17
T18
T19
CK_c
CK_t
Command WRITE
DES
Bank Group
BGa
Address
Address
Bank
Col n
DQS_t,
DQS_c
DQ x4,
BL = 8
DQ x8/X16,
BL = 8
DQ x4,
BC = 4 (OTF)
DQ x8/X16,
BC = 4 (OTF)
DES
DES
DES
WRITE
DES
DES
DES
DES
DES
DES
DES
DES
DES
DES
DES
DES
t_WR
t_{CCD_S/L = 5}
4 Clocks
t_WTR
BGa or
BGb
Bank
Col b
t_WPRE
t_WPST
WL = AL + CWL = 9
DI
n
DI DI DI DI DI DI DI
n+1 n+2 n+3 n+4 n+5 n+6 n+7
CRC
CRC
DI
b
DI DI DI DI DI DI DI
b+1 b+2 b+3 b+4 b+5 b+6 b+7
CRC
CRC
WL = AL + CWL = 9
DI
n
DI DI DI DI DI DI DI
n+1 n+2 n+3 n+4 n+5 n+6 n+7
CRC
DI
b
DI DI DI DI DI DI DI
b+1 b+2 b+3 b+4 b+5 b+6 b+7
CRC
DI DI DI DI
n n+1 n+2 n+3
CRC CRC
DI DI DI DI
b b+1 b+2 b+3
CRC CRC
DI DI DI DI
n n+1 n+2 n+3
CRC
DI DI DI DI
b b+1 b+2 b+3
CRC
Time Break
Transitioning Data
Don’t Care
Notes:
1. BL8/BC4-OTF, AL = 0, CWL = 9, Preamble = 1^tCK, ^tCDD_S/L = 5^tCK.
2. DI n (or b) = data-in from column n (or column b).
3. DES commands are shown for ease of illustration; other commands may be valid at
these times.
4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during
WRITE commands at T0 and T5.
5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and
T5.
6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable.
7. The write recovery time (^tWR) and write timing parameter (^tWTR) are referenced from
the first rising clock edge after the last write data shown at T18.
CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. C 3/17 EN
238
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2016 Micron Technology, Inc. All rights reserved.