MT40A1G8WE-083EAAT Datasheet, PDF (216/358 Pages) Micron Technology – Automotive DDR4 SDRAM

t_{WPST Calculation}
8Gb: x8, x16 Automotive DDR4 SDRAM
WRITE Operation
Figure 160: ^tWPST Method for Calculating Transitions and Endpoints
&.BW
&.BF
6LQJOHHQGHGVLJQDOSURYLGHGDVEDFNJURXQGLQIRUPDWLRQ
9_''
'46BW
'46BF
9_5()'4
9_5()'4
'46BF
'46BW
5HVXOWLQJGLIIHUHQWLDOVLJQDOUHOHYDQWIRU ^W:367VSHFLILFDWLRQ
9_5()'4
W_:367EHJLQV W_
'46BW'46BF
Notes: 1. V_sw1 =(0.9) × V_IL,diff,DQS.
2. V_sw2 = (0.1) × V_IL,diff,DQS.
9_6:
9_6:
W_:367HQGV W_
9
9_,/',))'4₆
9_,/',))3HDN
Write Timing – Data Strobe-to-Data Relationship
The DQ input receiver uses a compliance mask (Rx) for voltage and timing as shown in
the figure below. The receiver mask (Rx mask) defines the area where the input signal
must not encroach in order for the DRAM input receiver to be able to successfully cap-
ture a valid input signal. The Rx mask is not the valid data-eye. TdiVW and V _diVW define
the absolute maximum Rx mask.
CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. C 3/17 EN
216
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2016 Micron Technology, Inc. All rights reserved.