English
Language : 

PIC18F4580 Datasheet, PDF (437/484 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology
PIC18F2480/2580/4480/4580
TABLE 27-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)
Param
No.
Sym
Characteristic
Min
Typ†
Max Units Conditions
F10 FOSC Oscillator Frequency Range
4
—
10 MHz HS mode only
F11 FSYS On-Chip VCO System Frequency
16
—
40 MHz HS mode only
F12
trc
PLL Start-up Time (Lock Time)
F13 ∆CLK CLKO Stability (Jitter)
—
—
2
ms
-2
—
+2
%
† Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
TABLE 27-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY
PIC18F2480/2580/4480/4580 (INDUSTRIAL)
PIC18LF2480/2580/4480/4580 (INDUSTRIAL)
PIC18LF2480/2580/4480/4580 Standard Operating Conditions (unless otherwise stated)
(Industrial)
Operating temperature
-40°C ≤ TA ≤ +85°C for industrial
PIC18F2480/2580/4480/4580 Standard Operating Conditions (unless otherwise stated)
(Industrial)
Operating temperature
-40°C ≤ TA ≤ +85°C for industrial
Param
No.
Device
Min Typ Max Units
Conditions
INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz(1)
PIC18LF2X80/4X80 -2
+/-1 2
%
+25°C
VDD = 2.7-3.3V
-5
—
5
% -10°C to +85°C VDD = 2.7-3.3V
-10 +/-1 10 % -40°C to +85°C VDD = 2.7-3.3V
PIC18F2X80/4X80 -2 +/-1 2
%
+25°C
VDD = 4.5-5.5V
-5
—
5
% -10°C to +85°C VDD = 4.5-5.5V
-10 +/-1 10
INTRC Accuracy @ Freq = 31 kHz(2)
% -40°C to +85°C VDD = 4.5-5.5V
PIC18LF2X80/4X80 26.562 — 35.938 kHz -40°C to +85°C VDD = 2.7-3.3V
PIC18F2X80/4X80 26.562
INTRC Stability(3)
— 35.938 kHz
-40°C to +85°C VDD = 4.5-5.5V
F7
PIC18LF2X80/4X80 TBD
1 TBD %
+25°C
VDD = 2.0V
F8
TBD 1 TBD %
+25°C
VDD = 3.0V
F9
All devices TBD
1 TBD %
+25°C
VDD = 5.0V
Legend:
Note 1:
2:
3:
TBD = To Be Determined. Shading of rows is to assist in readability of the table.
Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.
INTRC frequency after calibration.
Change of INTRC frequency as VDD changes.
 2004 Microchip Technology Inc.
Preliminary
DS39637A-page 435