|
PIC18F8723 Datasheet, PDF (3/60 Pages) Microchip Technology – 64/80-Pin, 1-Mbit,Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt Technology | |||
|
◁ |
PIC18F8723 FAMILY
64/80-Pin, 1-Mbit, Enhanced Flash Microcontrollers
with 12-Bit A/D and nanoWatt Technology
Peripheral Highlights:
⢠12-Bit, Up to 16-Channel Analog-to-Digital
Converter module (A/D):
- Auto-acquisition capability
- Conversion available during Sleep
⢠Two Master Synchronous Serial Port (MSSP)
modules supporting 2/3/4-Wire SPI (all four
modes) and I2C⢠Master and Slave modes
⢠Two Capture/Compare/PWM (CCP) modules
⢠Three Enhanced Capture/Compare/PWM (ECCP)
modules:
- One, two or four PWM outputs
- Selectable polarity
- Programmable dead time
- Auto-shutdown and auto-restart
⢠Two Enhanced Addressable USART modules:
- Supports RS-485, RS-232 and LIN 1.2
- Auto-wake-up on Start bit
- Auto-Baud Detect
⢠Dual Analog Comparators with Input Multiplexing
⢠High-Current Sink/Source 25 mA/25 mA
⢠Four Programmable External Interrupts
⢠Four Input Change Interrupts
External Memory Interface:
⢠Address Capability of Up to 2 Mbytes
⢠8-Bit or 16-Bit Interface
⢠8, 12, 16 and 20-Bit Address modes
Power-Managed Modes:
⢠Run: CPU on, Peripherals on
⢠Idle: CPU off, Peripherals on
⢠Sleep: CPU off, Peripherals off
⢠Idle mode Currents Down to 15 μA Typical
⢠Sleep Current Down to 0.2 μA Typical
⢠Timer1 Oscillator: 1.8 μA, 32 kHz, 2V
⢠Watchdog Timer: 2.1 μA
Special Microcontroller Features:
⢠C Compiler Optimized Architecture:
- Optional extended instruction set designed to
optimize re-entrant code
⢠100,000 Erase/Write Cycle Enhanced Flash
Program Memory Typical
⢠1,000,000 Erase/Write Cycle Data EEPROM
Memory Typical
⢠Flash/Data EEPROM Retention: 100 Years Typical
⢠Self-Programmable under Software Control
⢠Priority Levels for Interrupts
⢠8 x 8 Single-Cycle Hardware Multiplier
⢠Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 131s
⢠Single-Supply In-Circuit Serial Programmingâ¢
(ICSPâ¢) via Two Pins
⢠In-Circuit Debug (ICD) via Two Pins
⢠Wide Operating Voltage Range: 2.0V to 5.5V
⢠Fail-Safe Clock Monitor
⢠Two-Speed Oscillator Start-up
⢠nanoWatt Technology
Note:
This document is supplemented by the
âPIC18F8722 Family Data Sheetâ
(DS39646). See Section 1.0 âDevice
Overviewâ.
Device
Program Memory
Data Memory
Flash
(bytes)
# Single-Word SRAM EEPROM
Instructions (bytes) (bytes)
I/O
12-Bit
A/D (ch)
CCP/
ECCP
(PWM)
MSSP
SPI
Master
I2Câ¢
PIC18F6628
PIC18F6723
PIC18F8628
PIC18F8723
96K
128K
96K
128K
49152
65536
49152
65536
3936 1024 54 12
2/3 2 Y Y
2
2 2/3 N
3936 1024 54 12
2/3 2 Y Y
2
2 2/3 N
3936 1024 70 16
2/3 2 Y Y
2
2 2/3 Y
3936 1024 70 16
2/3 2 Y Y
2
2 2/3 Y
© 2007 Microchip Technology Inc.
Preliminary
DS39894A-page 1
|
▷ |