English
Language : 

PIC18F8723 Datasheet, PDF (26/60 Pages) Microchip Technology – 64/80-Pin, 1-Mbit,Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt Technology
PIC18F8723 FAMILY
TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number Pin Buffer
TQFP
Type Type
Description
PORTE is a bidirectional I/O port.
RE0/AD8/RD/P2D
RE0
AD8
RD
P2D
4
I/O
ST
Digital I/O.
I/O TTL
External memory address/data 8.
I
TTL
Read control for Parallel Slave Port.
O
—
ECCP2 PWM output D.
RE1/AD9/WR/P2C
RE1
AD9
WR
P2C
3
I/O
ST
Digital I/O.
I/O TTL
External memory address/data 9.
I
TTL
Write control for Parallel Slave Port.
O
—
ECCP2 PWM output C.
RE2/AD10/CS/P2B
RE2
AD10
CS
P2B
78
I/O
ST
Digital I/O.
I/O TTL
External memory address/data 10.
I
TTL
Chip select control for Parallel Slave Port.
O
—
ECCP2 PWM output B.
RE3/AD11/P3C
RE3
AD11
P3C(4)
77
I/O
ST
Digital I/O.
I/O TTL
External memory address/data 11.
O
—
ECCP3 PWM output C.
RE4/AD12/P3B
RE4
AD12
P3B(4)
76
I/O
ST
Digital I/O.
I/O TTL
External memory address/data 12.
O
—
ECCP3 PWM output B.
RE5/AD13/P1C
RE5
AD13
P1C(4)
75
I/O
ST
Digital I/O.
I/O TTL
External memory address/data 13.
O
—
ECCP1 PWM output C.
RE6/AD14/P1B
RE6
AD14
P1B(4)
74
I/O
ST
Digital I/O.
I/O TTL
External memory address/data 14.
O
—
ECCP1 PWM output B.
RE7/AD15/ECCP2/
P2A
RE7
AD15
ECCP2(3)
P2A(3)
73
I/O
ST
I/O TTL
I/O
ST
O
—
Digital I/O.
External memory address/data 15.
Enhanced Capture 2 input/Compare 2 output/
PWM2 output.
ECCP2 PWM output A.
Legend:
Note 1:
2:
3:
4:
5:
TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
Analog = Analog input
I = Input
P = Power
O
= Output
I2C™/SMB = I2C/SMBus input buffer
Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared (all operating modes except
Microcontroller mode).
Default assignment for ECCP2 in all operating modes (CCP2MX is set).
Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).
Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).
DS39894A-page 24
Preliminary
© 2007 Microchip Technology Inc.