English
Language : 

MAX1101 Datasheet, PDF (10/12 Pages) Maxim Integrated Products – Single-Chip, 8-Bit CCD Digitizer with Clamp and 6-Bit PGA
Single-Chip, 8-Bit CCD Digitizer
with Clamp and 6-Bit PGA
pixel during the CCD output waveform’s reset phase. To
compensate for the CCD black level, CLAMP is activated
during the black-pixel portion of the linear array, as
shown in Figure 10. Each of these modes requires a dif-
ferent value of CEXT, as described in the following sec-
tion.
Choosing CEXT for CDS
In CDS applications, CEXT = 4nF. This value is the best
compromise to minimize errors due to the CLAMP switch
resistance/CEXT time constant and switch charge injec-
tion. The following equation represents the error due to
incomplete charging of CEXT during integration time:
ε = ∆VRESET x e-t/RC
where ∆VRESET = the maximum change in reset level
from one pixel to the next, t = CLAMP pulse width, and
R = CLAMP switch resistance (150Ωmax). At a sample
rate of 670kHz, with t = 750nsec, a 4nF capacitor
removes at least 70% of the change in reset voltage
level. Typically, R = 60Ω, which corresponds to a 96%
cancellation of the change in reset level.
The offset due to switch charge injection is represented
by 13pC / 4nF = 3mV. Note that this error will behave
like any DC offset; that is, it will be constant from pixel
to pixel.
Choosing CEXT in Black-Level Compensation
In activating CLAMP once per line to compensate for the
CCD black level, the recommended value of CEXT is
governed by the following equations:
CEXT ≥ 12nF
and
CEXT ≤ N x t x 760pF/µsec
where N is the number of light-shielded cells, and t is
the width of the CLAMP pulse in µsec.
The second equation ensures that the time constant
formed by R x CEXT is small enough that the black level
is captured to within 0.5mV during the dark pixel
phase. For example, in an array with 27 dark pixels at a
670kHz sample rate, with t = 750nsec, the second
equation becomes CEXT ≤ 15nF. Capacitors smaller
than 12nF can be used; however, offset increases due
to switch charge injection, as explained in the section
Choosing CEXT for CDS.
DIGITAL
OUTPUT
11. . .111
11. . .110
11. . .101
100. . .000
00. . .111
00. . .110
00. . .101
00. . .100
00. . .011
00. . .010
00. . .001
00. . .000
-3
256
VFS
-1
256
VFS
1
256
VFS
3
256
VFS
-4
256
VFS
-2
256
VFS
2
256
VFS
VVIDEO
124
256
VFS
249
256
VFS
251
256
VFS
250
256
VFS
VFS
=
VREF+ - VREF-
GPGA
VVIDEO = VOLTAGE DIFFERENCE BETWEEN THE
VIDEO LEVEL AND THE PRE-CHARGE (RESET) LEVEL.
Figure 11. Transfer Function for CCDIN
DIGITAL
OUTPUT
111. . . . 111
111. . . . 110
111. . . . 101
100. . . 000
000. . . 011
000. . . 010
000. . . 001
000. . . 000
1
256
VFS
3
256
VFS
VREF-
2
256
VFS
4
256
VFS
VFS = VREF+ - VREF-
Figure 12. Transfer Function for AIN
VAIN_
253
256
VFS
255
256
VFS
254
256
VFS
10 ______________________________________________________________________________________