English
Language : 

LTC3300-1 Datasheet, PDF (29/44 Pages) Linear Technology – High Effciency Bidirectional Multicell Battery Balancer
LTC3300-1
APPLICATIONS INFORMATION
External Sense Resistor Selection
The external current sense resistors for both primary
and secondary windings set the peak balancing current
according to the following formulas:
RSENSE|PRIMARY
=
50mV
IPEAK _ PRI
RSENSE|SECONDARY
=
50mV
IPEAK _ SEC
Balancer Synchronization
Due to the stacked configuration of the individual synchro-
nous flyback power circuits and the interleaved nature of
the gate drivers, it is possible at higher balance currents
for adjacent and/or penadjacent balancers within a group
of six to sync up. The synchronization will typically be to
the highest frequency of any active individual balancer and
can result in a slightly lower balance current in the other
affected balancer(s). This error will typically be very small
provided that the individual cells are not significantly out
of balance voltage-wise and due to the matched IPEAK/
IZERO’s and matched power circuits. Balancer synchro-
nization can be reduced by lowpass filtering the primary
and/or secondary current sense signals with a simple RC
network as shown in Figure 10. A good starting point for
the RC time constant is one-tenth of the on-time of the
associated switch (primary or secondary). In the case
of IPEAK sensing, phase lag associated with the lowpass
filter will result in a slightly lower voltage seen by the
LTC3300-1
G1P/GnP/G1S/GnS
20µA
I1P/InP/I1S/InS
V–/Cn – 1/V–/V–
n = 2 TO 6
R
C
RSNS
33001 F10
Figure 10. Using an RC Network to Filter Current Sense Inputs to
the LTC3300-1
LTC3300-1 compared to the true sense resistor voltage.
This error can be compensated for by selecting the R value
to add back this same drop using the typical current value
of 20µA out of the LTC3300-1 current sense pins at the
comparator trip point.
Setting Appropriate Max On-Times
The primary and secondary winding volt-second clamps
are intended to be used as a current runaway protection
feature and not as a substitute means of current control
replacing the sense resistors. In order to not interfere with
normal IPEAK/IZERO operation, the maximum on times must
be set longer than the time required to ramp to IPEAK (or
IZERO) for the minimum cell voltage seen in the application:
tON(MAX)|PRIMARY > LPRI • IPEAK_PRI/VCELL(MIN)
tON(MAX)|SECONDARY > LPRI • IPEAK_SEC • T/(S • VCELL(MIN))
These can be further increased by 20% to account for
manufacturing tolerance in the transformer winding
inductance and by 10% to account for IPEAK variation.
For more information www.linear.com/product/LTC3300-1
33001f
29