English
Language : 

ISL6592 Datasheet, PDF (9/21 Pages) Intersil Corporation – 6-Phase Digital Multiphase Controller
Pin Description (Continued)
PIN #
NAME
I/O
30
ISEN1
I
31
ISEN2
I
32
ISEN3
I
33
ISEN4
I
34
ISEN5
I
35
ISEN6
I
36
VDD
I
37
RESET_N
I
38
CAL_CUR_SEN
I
39
CAL_CUR_EN
O
40
FAULT1
O
41
FAULT2
O
42
TCLK_SEL
I
43
SADDR
I
44
SDA
I
45
SCL
I
46
LL0
I
47
LL1
I
48
VD25
I
ISL6592
TYPE
Analog
Analog
Analog
Analog
Analog
Analog
VDD
3.3V CMOS
Analog
Analog
3.3V CMOS
3.3V CMOS
3.3V CMOS
3.3V CMOS
3.3V CMOS
3.3V CMOS
1.2V CMOS
1.2V CMOS
Analog
DESCRIPTION
Phase channel #1 ADC current sense input. This pin is held at a
virtual ground, with programmable offset from 25 to 300mV. An
external sense resistor is connected to the drain of the low side FET
so that its current may be determined. The current sourced from the
input is given by: ISEN = (Voffset - VRDSON)/RSEN1. Input current
is digitized with the ADC with an effective ADC range of 0 -275µA in
4.3µA steps.
Phase channel #2 ADC current sense input. See ISEN1 for
description.
Phase channel #3 ADC current sense input. See ISEN1 for
description.
Phase channel #4 ADC current sense input. See ISEN1 for
description.
Phase channel #5 ADC current sense input. See ISEN1 for
description.
Phase channel #6 ADC current sense input. See ISEN1 for
description.
3.3V power supply connection
Active low asynchronous system reset to place ISL6592 into default
state
“1” Æ asynchronous reset disabled
“0” Æ asynchronous reset enabled
Calibration current sense input. Measures the voltage across the
sense resistor. FET gate voltage is adjusted via an opamp loop such
that the voltage across the resistor is set at 100mV.
Calibration current enable output. Drives the calibration FET gate
voltage to adjust its rDS(ON) such that voltage across the sense
resistor is set at 100 mV.
Programmable fault indicator #1
Programmable fault indicator #2
Tie to Ground for normal operation
I2C address LSB select
“1” Æ 1110001 selected
“0” Æ 1110000 selected
I2C interface serial data line.
I2C interface serial clock line.
Processor load line select input control signal (MSB). Selects
regulator load line resistance.
Processor load line select input control signal (LSB). Selects
regulator load line resistance.
Decoupling capacitor for 2.5V internally generated voltage
0.01µF recommended, 0.1µF max
9
FN9163.1
August 5, 2005