 English |
|
|
|
|
|
|
|
| ISL12020MIRZ-T7A Datasheet, PDF (7/34 Pages) Intersil Corporation – Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation and Auto Daylight Saving | |||
| |||
| ◁ |
ISL12020M
DC Operating Characteristics - RTC Test Conditions: VDD = +2.7 to +5.5V, TA = -40°C to +85°C, unless otherwise stated. Boldface
limits apply over the operating temperature range, -40°C to +85°C. (Continued)
SYMBOL
PARAMETER
CONDITIONS
MIN
(Note 8)
TYP
(Note 9)
MAX
(Note 8)
UNITS NOTES
ïFoutV
Oscillator Stability vs Voltage
Temperature Sensor Accuracy
IRQ/FOUT (OPEN DRAIN OUTPUT)
VOL Output Low Voltage
2.7V ï£ VDD ï£ 5.5V
VDD = VBAT = 3.3V
VDD = 5V, IOL = 3mA
VDD = 2.7V, IOL = 1mA
-3
+3
ppm
15
±2
°C
15
0.4
V
0.4
V
Power-Down Timing Test Conditions: VDD = +2.7 to +5.5V, Temperature = -40°C to +85°C, unless otherwise stated. Boldface limits apply
over the operating temperature range, -40°C to +85°C.
SYMBOL
PARAMETER
CONDITIONS
MIN
(Note 8)
TYP
(Note 9)
MAX
(Note 8)
UNITS
NOTES
VDDSR-
VDDSR+
VDD Negative Slew Rate
VDD Positive Slew Rate, Minimum
10
V/ms
14
.05
V/ms
17
I2C Interface Specifications Test Conditions: VDD = +2.7 to +5.5V, Temperature = -40°C to +85°C, unless otherwise specified.
Boldface limits apply over the operating temperature range, -40°C to +85°C.
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
MAX
(Note 8) TYP (Note 9) (Note 8)
UNITS
NOTES
VIL
SDA and SCL Input Buffer LOW
Voltage
-0.3
0.3 x VDD
V
VIH
SDA and SCL Input Buffer HIGH
Voltage
0.7 x VDD
VDD + 0.3
V
Hysteresis
SDA and SCL Input Buffer
Hysteresis
0.05 x VDD
V
15, 16
VOL
SDA Output Buffer LOW Voltage, VDD = 5V, IOL = 3mA
Sinking 3mA
0
0.02
0.4
V
CPIN
SDA and SCL Pin Capacitance
TA = +25°C, f = 1MHz, VDD =
5V, VIN = 0V, VOUT = 0V
fSCL
SCL Frequency
tIN
Pulse Width Suppression Time at Any pulse narrower than the
SDA and SCL Inputs
max spec is suppressed.
10
pF
15, 16
400
kHz
50
ns
tAA
SCL Falling Edge to SDA Output SCL falling edge crossing
Data Valid
30% of VDD, until SDA exits
the 30% to 70% of VDD
window.
900
ns
tBUF
Time the Bus Must be Free Before SDA crossing 70% of VDD
1300
ns
the Start of a New Transmission during a STOP condition, to
SDA crossing 70% of VDD
during the following START
condition.
tLOW
Clock LOW Time
Measured at the 30% of VDD
1300
ns
crossing.
tHIGH
Clock HIGH Time
Measured at the 70% of VDD
600
ns
crossing.
tSU:STA
START Condition Setup Time
SCL rising edge to SDA
600
ns
falling edge. Both crossing
70% of VDD.
7
FN6667.5
December 13, 2011
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese