English
Language : 

C167CR_00 Datasheet, PDF (260/464 Pages) Infineon Technologies AG – 16-Bi t Single-Chip Microcont roller
C167CR
Derivatives
The Asynchronous/Synchronous Serial Interface
11.3
Hardware Error Detection Capabilities
To improve the safety of serial data exchange, the serial channel ASC0 provides an error
interrupt request flag, which indicates the presence of an error, and three (selectable)
error status flags in register S0CON, which indicate which error has been detected
during reception. Upon completion of a reception, the error interrupt request flag S0EIR
will be set simultaneously with the receive interrupt request flag S0RIR, if one or more of
the following conditions are met:
• If the framing error detection enable bit S0FEN is set and any of the expected stop bits
is not high, the framing error flag S0FE is set, indicating that the error interrupt request
is due to a framing error (Asynchronous mode only).
• If the parity error detection enable bit S0PEN is set in the modes where a parity bit is
received, and the parity check on the received data bits proves false, the parity error
flag S0PE is set, indicating that the error interrupt request is due to a parity error
(Asynchronous mode only).
• If the overrun error detection enable bit S0OEN is set and the last character received
was not read out of the receive buffer by software or PEC transfer at the time the
reception of a new frame is complete, the overrun error flag S0OE is set indicating that
the error interrupt request is due to an overrun error (Asynchronous and synchronous
mode).
User’s Manual
11-10
V3.1, 2000-03