 English |
|
|
|
|
|
|
|
| ICS845252I Datasheet, PDF (5/17 Pages) Integrated Device Technology – FemtoClock™ Crystal-to-CML Clock Generator | |||
| |||
| ◁ |
ICS845252I Data Sheet
FEMTOCLOCK⢠CRYSTAL-TO-CML CLOCK GENERATOR
Table 4C. LVCMOS/LVTTL Input DC Characteristics, VDD = 3.3V±5% or 2.5V±5%, TA = -40°C to 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum
VIH
Input High Voltage
VIL
Input Low Voltage
VDD = 3.3V
2
VDD = 2.5V
1.7
VDD = 3.3V
-0.3
VDD = 2.5V
-0.3
VDD + 0.3
VDD + 0.3
0.8
0.7
IIH
Input
High Current
FBSEL, nOE, FSEL[1:0],
REF_SEL, REF_CLK
VDD = VIN = 3.465V
150
nBYPASS
VDD = VIN = 3.465V
5
FBSEL, nOE, FSEL[1:0],
VDD = 3.465V or 2.625V,
IIL
Input
Low Current
REF_SEL, REF_CLK
nBYPASS
VIN = 0V
VDD = 3.465V or 2.625V,
VIN = 0V
-5
-150
Units
V
V
V
V
µA
µA
µA
µA
Table 4D. CML DC Characteristics, VDD = 3.3V±5% or 2.5V±5%, TA = -40°C to 85°C
Symbol Parameter
Test Conditions
Minimum
VOH
Output High Voltage
VOUT
Output Voltage Swing
VDIFF_OUT Differential Output Voltage Swing
VDD - 0.02
325
650
Typical
VDD - 0.01
400
800
Maximum
VDD
600
1200
Units
V
mV
mV
Table 5. Crystal Characteristics
Parameter
Mode of Oscillation
Frequency
Equivalent Series Resistance (ESR)
Shunt Capacitance
Test Conditions
Minimum Typical Maximum
Fundamental
25
50
7
Units
MHz
â¦
pF
ICS845252AKI REVISION A SEPTEMBER 30, 2009
5
©2009 Integrated Device Technology, Inc.
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese