English
Language : 

ICS9ERS3125 Datasheet, PDF (3/22 Pages) Integrated Device Technology – Embedded 56-pin Industrial Temperature Range CK505 Compatible Clock
ICS9ERS3125
Embedded 56-Pin Industrial Temperature Range CK505 Compatible Clock
Datasheet
Pin Description (continued)
21 GND
PWR Ground pin for the DOT96 clocks.
22 VDD
PWR Power supply for SRC / SE1 and SE2 clocks, 3.3V nominal.
Single-ended 3.3V 27MHz fix clock output / True clock of differential SRC1 or LCD clock pair /
Single ended 3.3V peripheral clock output. The default output selection is determined by the
SEL_27 default latch value. See below:
23 27FIX/LCDT/SRCT_LR1/SE1
OUT 27_SEL=0: LCD100 with -0.5% down spread is selected as default. LCD100 spread
percentage can be adjusted OR output can be changed to SRC or 3.3V single-ended
peripheral clock output via SMBUs B1b[4:1].
27_SEL=1: Single-ended 27FIX output is selected.
Single-ended 3.3V 27MHz fix clock output / Complementary clock of differential SRC1 or LCD
clock pair / Single ended 3.3V peripheral clock output. The default output selection is
determined by the SEL_27 default latch value. See below:
24 27SS/LCDC/SRCC_LR1/SE2
OUT
27_SEL=0: LCD100 with -0.5% down spread is selected as default. LCD100 spread
percentage can be adjusted OR output can be changed to SRC or 3.3V single-ended
peripheral clock output via SMBUs B1b[4:1].
27_SEL=1: Single-ended 27SS output is selected with -0.5% down spread as default.
Spread percentage can be adjusted via SMBus B1b[4:1].
25 GND
PWR Ground pin for SRC / SE1 and SE2 clocks, PLL3.
26 VDDPLL3_IO
PWR Power supply for PLL3 output. 1.05 to 3.3V +/-5%.
27 SRCT2/SATAT
OUT True clock of differential SRC/SATA clock pair.
28 SRCC2/SATAC
OUT Complement clock of differential SRC/SATA clock pair.
29 GNDSRC
PWR
Ground pin for SRC clocks.
True clock of differential SRC clock pair/ Clock Request control C for either SRC0 or SRC2
pair
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock Request
control of SRC pair 0 or SRC pair 2 via SMBus. Before configuring this pin as a Clock
Request Pin, the SRC3 output must first be disabled in byte 4, bit 7 of SMBus address space .
After the SRC3 output is disabled, the pin can then be set to serve as a Clock Request pin for
either SRC pair 2 or pair 0 using the CR#_C_EN bit located in byte 5 of SMBUs address
30 SRCT3/CR#_C
I/O space.
Byte 5, bit 3
0 = SRC3 enabled (default)
1= CR#_C enabled.
Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair
Byte 5, bit 2
0 = CR#_C controls SRC0 pair (default),
1= CR# C controls SRC2 pair
Complementary clock of differential SRC clock pair/ Clock Request control D for either SRC1
or SRC4 pair
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock Request
control of SRC pair 1 or SRC pair 4 via SMBus. Before configuring this pin as a Clock
Request Pin, the SRC3 output must first be disabled in byte 4, bit 7 of SMBus address space .
After the SRC3 output is disabled, the pin can then be set to serve as a Clock Request pin for
either SRC pair 1 or pair 4 using the CR#_D_EN bit located in byte 5 of SMBUs address
31 SRCC3/CR#_D
I/O space.
Byte 5, bit 1
0 = SRC3 enabled (default)
1= CR#_D enabled.
Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair
Byte 5, bit 0
0 = CR#_D controls SRC1 pair (default),
32 VDDSRC_IO
1= CR# D controls SRC4 pair
PWR Power supply for SRC clocks. 1.05 to 3.3V +/-5%.
33 SRCT4
I/O True clock of differential SRC clock pair 4
34 SRCC4
I/O Complement clock of differential SRC clock pair 4
35 GNDSRC
PWR Ground for SRC clocks
SRC11 complement /Clock Request control for SRC10 pair
The power-up default is SRC11#, but this pin may also be used as a Clock Request control of
SRC10 via SMBus. Before configuring this pin as a Clock Request Pin, the SRC11 output pair
must first be disabled in byte 3, bit 7 of SMBus configuration space After the SRC11 output is
36 SRCC11/CR#_G
I/O
disabled (high-Z), the pin can then be set to serve as a Clock Request for SRC10 pair using
byte 6, bit 5 of SMBus configuration space
Byte 6, bit 5
0 = SRC11# enabled (default)
1= CR#_G controls SRC10
NOTE: SRC10 NOT AVAILABLE ON 9LRS3125
IDTTM/ICSTM Embedded 56-Pin Industrial Temperature Range CK505 Compatible Clock
1612—08/19/09
3