English
Language : 

82V3012 Datasheet, PDF (3/32 Pages) Integrated Device Technology – T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS
TABLE OF CONTENTS
1 Pin Description...................................................................................................................................................................................................7
2 Functional Description ....................................................................................................................................................................................10
2.1 State Control Circuit ................................................................................................................................................................................10
2.1.1 Normal Mode..............................................................................................................................................................................11
2.1.2 Fast Lock Mode..........................................................................................................................................................................11
2.1.3 Holdover Mode ...........................................................................................................................................................................11
2.1.4 Freerun Mode.............................................................................................................................................................................11
2.2 Frequency Select Circuit .........................................................................................................................................................................11
2.3 Reference Input Switch ...........................................................................................................................................................................11
2.4 Reference Input Monitor ..........................................................................................................................................................................12
2.5 Invalid Input Signal Detection ..................................................................................................................................................................12
2.6 TIE Control Block.....................................................................................................................................................................................12
2.7 DPLL Block..............................................................................................................................................................................................13
2.7.1 Phase Detector (PHD)................................................................................................................................................................13
2.7.2 Limiter.........................................................................................................................................................................................13
2.7.3 Loop Filter ..................................................................................................................................................................................14
2.7.4 Fraction Block.............................................................................................................................................................................14
2.7.5 Digital Control Oscillator (DCO)..................................................................................................................................................14
2.7.6 Lock Indicator .............................................................................................................................................................................14
2.7.7 Output Interface..........................................................................................................................................................................14
2.8 OSC.........................................................................................................................................................................................................15
2.8.1 Clock Oscillator ..........................................................................................................................................................................15
2.9 JTAG .......................................................................................................................................................................................................15
2.10 Reset, Lock and TIE Application .............................................................................................................................................................15
2.11 Power Supply Filtering Techniques .........................................................................................................................................................16
3 Measures of Performance ...............................................................................................................................................................................17
3.1 Intrinsic Jitter ...........................................................................................................................................................................................17
3.2 Jitter Tolerance........................................................................................................................................................................................17
3.3 Jitter Transfer ..........................................................................................................................................................................................17
3.4 Frequency Accuracy................................................................................................................................................................................17
3.5 Holdover Accuracy ..................................................................................................................................................................................17
3.6 Capture Range ........................................................................................................................................................................................17
3.7 Lock Range .............................................................................................................................................................................................17
3.8 Phase Slope ............................................................................................................................................................................................17
3.9 Time Interval Error (TIE)..........................................................................................................................................................................17
3.10 Maximum Time Interval Error (MTIE) ......................................................................................................................................................17
3.11 Phase Continuity .....................................................................................................................................................................................18
3.12 Phase Lock Time.....................................................................................................................................................................................18
4 Absolute Maximum Ratings ............................................................................................................................................................................19
5 Recommended DC Operating Conditions .....................................................................................................................................................19
6 DC Electrical Characteristics ..........................................................................................................................................................................19
6.1 Single End Input/Output Port...................................................................................................................................................................19
6.2 Differential Output Port (LVDS) ...............................................................................................................................................................20
7 AC Electrical Characteristics .........................................................................................................................................................................21
7.1 Performance ............................................................................................................................................................................................21
7.2 Intrinsic Jitter Unfiltered ...........................................................................................................................................................................22
7.3 C1.5o (1.544 MHz) Intrinsic Jitter Filtered ...............................................................................................................................................22
7.4 C2o (2.048 MHz) Intrinsic Jitter Filtered ..................................................................................................................................................22
7.5 C19o (19.44 MHz) Intrinsic Jitter Filtered ................................................................................................................................................22
7.6 8 kHz Input to 8 kHz Output Jitter Transfer .............................................................................................................................................23
7.7 1.544 MHz Input to 1.544 MHz Output Jitter Transfer.............................................................................................................................23
7.8 2.048 MHz Input to 2.048 MHz Output Jitter Transfer.............................................................................................................................23
Table Of Contents
3
February 6, 2009