841S104EGILF Datasheet, PDF (13/22 Pages) Integrated Device Technology – Crystal-to-HCSL 100MHz PCI ExpressTM Clock Synthesizer

ICS841S104I Data Sheet
CRYSTAL-TO-HCSL 100MHZ PCI EXPRESS^TM CLOCK SYNTHESIZER
Crystal Input Interface
The ICS841S104I has been characterized with 18pF parallel
resonant crystals. The capacitor values, C1 and C2, shown in Figure
2 below were determined using a 25MHz, 18pF parallel resonant
crystal and were chosen to minimize the ppm error. The optimum C1
and C2 values can be slightly adjusted for different board layouts.
X1
18pF Parallel Crystal
C1
15pF
XTAL_IN
C2
22pF
XTAL_OUT
Figure 2. Crystal Input Interface
Overdriving the XTAL Interface
The XTAL_IN input can accept a single-ended LVCMOS signal
through an AC coupling capacitor. A general interface diagram is
shown in Figure 3A. The XTAL_OUT pin can be left floating. The
maximum amplitude of the input signal should not exceed 2V and the
input edge rate can be as slow as 10ns. This configuration requires
that the output impedance of the driver (Ro) plus the series
resistance (Rs) equals the transmission line impedance. In addition,
matched termination at the crystal input will attenuate the signal in
half. This can be done in one of two ways. First, R1 and R2 in parallel
should equal the transmission line impedance. For most 50Ω
applications, R1 and R2 can be 100Ω. This can also be
accomplished by removing R1 and making R2 50Ω. By overdriving
the crystal oscillator, the device will be functional, but note, the device
performance is guaranteed by using a quartz crystal.
3.3V
Ro ~ 7 Ohm
RS 43
Driv er_LVCMOS
3.3V
R1
100
Zo = 50 Ohm
R2
100
C1
0.1uF
XTAL_IN
XTAL_OUT
Cry stal Input Interf ace
Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface
VCC=3.3V
LVPECL
Zo = 50 Ohm
Zo = 50 Ohm
C1
XTAL_IN
R1
0.1uF
50
XTAL_OUT
Cry stal Input Interf ace
R2
50
R3
50
Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface
ICS841S104EGI REVISION A JUNE 18, 2010
13
©2010 Integrated Device Technology, Inc.