 English |
|
|
|
|
|
|
|
| ICSSSTUA32S869B Datasheet, PDF (16/18 Pages) Integrated Circuit Systems – 14-Bit Configurable Registered Buffer for DDR2 | |||
| |||
| ◁ |
ICSSSTUA32S869B
Advance Information
DUT
OUT
CL=5pF
See Note (1)
Testpoint
RL=1K
(1) CL includes probe and jig capacitance.
Figure 22 â Partial parity out load circuit
CK
VICR
CK
tPLH
VICR
tPHL
Vi(P-P)
VTT
VTT
Output
VTT = VDD/2
VICR Cross Point Voltage
Vi(P-P) = 600mV
tPLH and tPHL are the same as tPD.
Figure 23 â Partial parity out voltage waveform, propagation delay time with respect to CLK input
1173â10/28/05
16
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese