English
Language : 

HY5PS12421F-E3 Datasheet, PDF (29/35 Pages) Hynix Semiconductor – 512Mb DDR2 SDRAM
1HY5PS12421(L)F
HY5PS12821(L)F
HY5PS121621(L)F
Fig. -c Illustration of nominal line for tIH, tDH
CK, DQS
CK, DQS
VDDQ
VIH(ac)min
tIS,
tIH,
tDS
tDH
VIH(dc)min
dc to VREF
region
VREF(dc)
VIL(dc)max
nominal
slew rate
tIS,
tIH,
tDS
tDH
nominal
slew rate
VIL(ac)max
Vss
Delta TR
Delta TF
Hold Slew Rate
Rising Signal
=
VREF(dc)-VIL(dc)max
Delta TR
Hold Slew Rate
Falling Signal
=
VIH(dc)min - VREF(dc)
Delta TF
Rev. 1.4 / July 2006
29