English
Language : 

HD66712 Datasheet, PDF (49/88 Pages) Hitachi Semiconductor – Dot-Matrix Liquid Crystal Display Controller/Driver
HD66712U
Table 12 Instructions (cont)
: RE
Code
Instruction Bit RS R/ DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Description
Execution
Time (max)
(when f or
cp
fOSC is
270 kHz)
Set
0 0 0 1 ADD ADD ADD ADD ADD ADD ADD Sets DDRAM address. 37 µs
DDRAM
DDRAM data is sent and
address
received after this
setting.
Set scroll 1 0 0
quantity
1*
HDS HDS HDS HDS HDS HDS Sets horizontal dot scroll 37 µs
quantity.
Read busy 0/1 0 1 BF AC AC AC AC AC AC AC Reads busy flag (BF) 0 µs
flag &
indicating internal
address
operation is being
performed and reads
address counter
contents.
Write data 0/1 1 0
to RAM
Write data
Writes data into
DDRAM, CGRAM, or
SEGRAM.
7 µs
tADD = 5.5 µs*
Read data 0/1 1 1
from RAM
Read data
Reads data from
DDRAM, CGRAM, or
SEGRAM.
37 µs
tADD = 5.5 µs*
I/D = 1: Increment
I/D = 0: Decrement
S = 1: Accompanies display shift
D = 1: Display on
C = 1: Cursor on
B = 1: Blink on
FW = 1: 6-dot font width
B/W = 1: Black-white inverting cursor on
NW = 1: Four lines
NW = 0: One or two lines
S/C = 1: Display shift
S/C = 0: Cursor move
R/L = 1: Shift to the right
R/L = 0: Shift to the left
DL = 1: 8 bits, DL = 0: 4 bits
N = 1: 2 lines, N = 0: 1 line
RE = 1: Extension register access enable
BE = 1: CGRAM/SEGRAM blinking enable
LP = 1: Low-power mode
BF = 1: Internally operating
BF = 0:
Instructions acceptable
DDRAM: Display data RAM
ADD:
DDRAM address
(corresponds
to cursor address)
CGRAM: Character generator RAM
ACG:
CGRAM address
SEGRAM: Segment RAM
ASEG: Segment RAM address
HSE:
Specifies horizontal scroll
lines
HDS:
Horizontal dot scroll
quantity
AC:
Address counter used for
both DD, CG, and
SEGRAM addresses.
Note: 1. — indicates no effect.
* After execution of the CGRAM/DDRAM data write or read instruction, the RAM address
counter is incremented or decremented by 1. The RAM address counter is updated after the
busy flag turns off. In Figure 17, tADD is the time elapsed after the busy flag turns off until the
address counter is updated.
2. Extension time changes as frequency changes. For example, when f is 300 kHz, the execution
time is: 37 µs × 270/300 = 33 µs.
3. Execution time in a low-power mode (LP = 1 and EXT = low) becomes four times for a 1-line
mode, and twice for a 2- or 4-line mode.
412