HD66712 Datasheet, PDF (48/88 Pages) Hitachi Semiconductor – Dot-Matrix Liquid Crystal Display Controller/Driver

HD66712U
Table 12 Instructions
: ^RE
Code
Instruction Bit RS R/ DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Description
Execution
Time (max)
(when f or
cp
f_OSC is
270 kHz)
Clear
0/1 0 0 0 0 0 0 0
0
0
1
Clears entire display and 1.52 ms
display
sets DDRAM address 0
in address counter.
Return
0/1 0 0 0 0 0 0 0
0
1
— Sets DDRAM address 0 1.52 ms
home
IN address counter. Also
returns display from
being shifted to original
position. DDRAM
contents remain
unchanged.
Entry
0/1 0 0 0 0 0 0 0
1
I/D S
Sets cursor move
37 µs
mode set
direction and specifies
display shift. These
operations are
performed during data
write and read.
Display 0 0 0 0 0 0 0 1
D
CB
Sets entire display (D) 37 µs
on/off
on/off, cursor on/off (C),
control
and blinking of cursor
position character (B).
Extension 1 0 0 0 0 0 0 1
function set
FW B/W NW Sets a font width, a
37 µs
black-white inverting
cursor (B/W), and a 4-
line display (NW).
Cursor or 0 0 0 0 0 0 1 S/C R/L — — Moves cursor and shifts 37 µs
display shift
display without changing
DDRAM contents.
Scroll
enable
1 0 0 0 0 0 1 HSE HSE HSE HSE Specifies which display 37 µs
lines to undergo
horizontal smooth scroll.
Function 0 0 0 0 0 1 DL N
set
RE — — Sets interface data
37 µs
length(DL), number of
display lines (L), and
extension register write
enable (RE).
1 0 0 0 0 1 DL N
RE BE LP Sets CGRAM/SEGRAM 37 µs
blinking enable (BE), and
power-down mode (LP).
LP is available when the
EXT pin is low.
Set
0 0 0 0 1 ACG ACG ACG ACG ACG Ay Sets CGRAM address. 37 µs
CGRAM
CGRAM data is sent and
address
received after this
setting.
Set
1 0 0 0 1 * * ASEG ASEG ASEG ASEG Sets SEGRAM address. 37 µs
SEGRAM
SEGRAM data is sent
address set
and received after this
setting.
411