MB84VP24491HK Datasheet, PDF (45/70 Pages) Fujitsu Component Limited. – 128M (X16) FLASH MEMORY 32M (X16) Mobile FCRAMTM

MB84VP24491HK-70
s 32 M FCRAM CHARACTERISTICS for MCP
1. Power Down (32M Page Mode FCRAM)
• Power Down (32M Page mode FCRAM)
The Power Down is to enter low power idle state when CE2r stays Low.
The 32M page mode FCRAM has four power down mode, Sleep, 4M Partial, 8M Partial, and 16M Partial.
These can be programmed by series of read/write operation. Each mode has follwoing features.
Mode
Sleep (default)
4M Partial
8M Partial
16M Partial
Data Retention
No
4M bit
8M bit
16M bit
Retention Address
N/A
00000h to 3FFFFh
00000h to 7FFFFh
00000h to FFFFFh
The default state is Sleep and it is the lowest power consumption but all data will be lost once CE2r is brought
to Low for Power Down. It is not required to program to Sleep mode after power-up.
• Power Down Program Sequence (32M Page mode FCRAM)
The program requires total 6 read/write operation with unique address and data. Between each read/write
operation requires that device be in standby mode. Following table shows the detail sequence.
Cycle #
1st
2nd
3rd
4th
5th
6th
Operation
Read
Write
Write
Write
Write
Read
Address
1FFFFFh (MSB)
1FFFFFh
1FFFFFh
1FFFFFh
1FFFFFh
Address Key
Data
Read Data (RDa)
RDa
RDa
0000h
Data Key
Read Data (RDb)
The first cycle is to read from most significient address (MSB).
The second and third cycle are to write back the data (RDa) read by first cycle. If the third cycle is written into
the different address, the program is cancelled and the data written by the second or third cycle is valid as a
normal write operation.
The forth and fifth cycle is to write the data key for program. The data of forth cycle must be all 0’s and data of
fifth cycle is a data key for mode selection. If the forth cycle is written into different address, the program is also
cancelled.
The last cycle is to read from specific address key for mode selection. The both data key written by fifth cycle
and address key must be the same mode for proper programming.
Once this program sequence is performed from a Partial mode to other Partial mode, the write data may be lost.
So, it should perform this program prior to regular read/write operation if Partial mode is used.
44